

5-V Low Drop Voltage Regulator

TLE 4267

Features


- Output voltage tolerance $\leq \pm 2\%$
- 400 mA output current capability
- Low-drop voltage
- Very low standby current consumption
- Input voltage up to 40 V
- Overvoltage protection up to 60 V (≤ 400 ms)
- Reset function down to 1 V output voltage
- ESD protection up to 2000 V
- Adjustable reset time
- On/off logic
- Overtemperature protection
- Reverse polarity protection
- Short-circuit proof
- Wide temperature range
- Suitable for use in automotive electronics


Functional Description

TLE 4267 is a 5-V low drop voltage regulator for automotive applications in the P-TO220-7 or P-DSO-14-8 package. It supplies an output current of > 400 mA. The IC is shortcircuit-proof and has an overtemperature protection circuit.

Application

The IC regulates an input voltage V_1 in the range of 5.5 V < V_1 < 40 V to a nominal output voltage of





Туре	Ordering Code	Package
TLE 4267	Q67000-A9153	P-TO220-7-3, P-TO220-7-11
TLE 4267 G	Q67006-A9169	P-TO220-7-180, P-TO220-7-4
TLE 4267 S	Q67000-A9246	P-TO220-7-230, P-TO220-7-12
TLE 4267 GM	Q67006-A9398	P-DSO-14-8



 $V_{\rm Q} = 5.0$ V. A reset signal is generated for an output voltage of $V_{\rm Q} < V_{\rm RT}$ (typ. 4.5 V). The reset delay can be set with an external capacitor. The device has two logic inputs. A voltage of $V_{\rm E2} > 4.0$ V given to the E2-pin (e.g. by ignition) turns the device on. Depending on the voltage on pin E6 the IC may be hold in active-state even if $V_{\rm E2}$ goes to low level. This makes it simple to implement a self-holding circuit without external components. When the device is turned off, the output voltage drops to 0 V and current consumption tends towards 0 μ A.

Design Notes for External Components

The input capacitor C_1 is necessary for compensation of line influences. The resonant circuit consisting of lead inductance and input capacitance can be damped by a resistor of approx. 1 Ω in series with C_1 . The output capacitor is necessary for the stability of the regulating circuit. Stability is guaranteed at values of $\geq 22 \ \mu$ F and an ESR of $\leq 3 \ \Omega$ within the operating temperature range.

Circuit Description

The control amplifier compares a reference voltage, which is kept highly accurate by resistance adjustment, to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any over-saturating of the power element.

The reset output RO is in high-state if the voltage on the delay capacitor $C_{\rm D}$ is greater or equal $V_{\rm UD}$. The delay capacitance $C_{\rm D}$ is charged with the current $I_{\rm D}$ for output voltages greater than the reset threshold $V_{\rm RT}$. If the output voltage gets lower than $V_{\rm RT}$ a fast discharge of the delay capacitor $C_{\rm D}$ sets in and as soon as $V_{\rm CD}$ gets lower than $V_{\rm LD}$ the reset output RO is set to low-level (see Figure 6). The reset delay capacitor.



Table 1	Т	ruth Ta	ble for Turn-ON/Turn-OFF Logic
E2, Inhibit	E6, Hold	VQ	Remarks
L	Х	OFF	Initial state, Inhibit internally pulled-up
Н	Х	ON	Regulator switched on via Inhibit, by ignition for example
Н	L	ON	Hold clamped active to ground by controller while Inhibit is still high
X	L	ON	Previous state remains, even ignition is shut off: self-holding state
L	L	ON	Ignition shut off while regulator is in self-holding state
L	Н	OFF	Regulator shut down by releasing of Hold while Inhibit remains Low, final state. No active clamping required by external self-holding circuit (μ C) to keep regulator in off-state.

Inhibit: E2 Enable function, active High Hold: E6 Hold and release function, active Low






Figure 1Pin Configuration (top view)

Pin	Symbol	Function
1	I	Input; block to ground directly at the IC by a ceramic capacitor
2	E2	Inhibit; device is turned on by High signal on this pin; internal pull-down resistor of 100 $k\Omega$
3	RO	Reset Output; open-collector output internally connected to the output via a resistor of 30 $k\Omega$
4	GND	Ground; connected to rear of chip
5	D	Reset Delay; connect via capacitor to GND
6	E6	Hold; see Table 1 for function; this input is connected to output voltage via a pull-up resistor of 50 k Ω
7	Q	5-V Output; block to GND with 22- μ F capacitor, ESR < 3 Ω






Figure 2 Pin Configuration (top view)

Table 3	Pin Definitions and Functions
---------	-------------------------------

Symbol	Function
1	Input; block to ground directly at the IC by a ceramic capacitor
E2	Inhibit; device is turned on by High signal on this pin; internal pull-down resistor of 100 k Ω
RO	Reset Output; open-collector output internally connected to the output via a resistor of 30 k Ω
GND	Ground; connected to rear of chip
D	Reset Delay; connect with capacitor to GND for setting delay
E6	Hold; see Table 1 for function; this input is connected to output voltage via a pull-up resistor of 50 k Ω
Q	5-V Output; block to GND with 22- μ F capacitor, ESR \leq 3 Ω
N.C.	Not Connected
	I E2 RO GND D E6 Q






Figure 3 **Block Diagram**



Table 4 Absolute Maximum Ratings

 $T_{\rm J}$ = -40 to 150 °C

Parameter	Symbol	Limit	Values	Unit	Notes	
		Min.	Max.	-		
Input		1	-	1		
Voltage	V_{I}	-42	42	V	_	
Voltage	V_{I}	_	60	V	<i>t</i> ≤ 400 ms	
Current	I	_	-	_	internally limited	
Reset Output					- -	
Voltage	V_{RO}	-0.3	7	V	_	
Current	I _{RO}	_	_	_	internally limited	
Reset Delay	·	·				
Voltage	V_{D}	-0.3	42	V	_	
Current	I _D	-	—	_	_	
Output					- -	
Voltage	V _Q	-0.3	7	V	_	
Current	IQ	_	_	_	internally limited	
Inhibit	·	·				
Voltage	V_{E2}	-42	42	V	_	
Current	I _{E2}	-5	5	mA	<i>t</i> ≤ 400 ms	
Hold					- -	
Voltage	V_{E6}	-0.3	7	V	_	
Current	I _{E6}	_	_	mA	internally limited	
GND				4		
Current	$I_{\rm GND}$	-0.5	_	А	_	
Temperatures	1		•		-	
Junction temperature	T_{J}	_	150	°C	_	
Storage temperature	T _{stg}	-50	150	°C	_	



Table 5Operating Range

Parameter	Symbol	Limit	Values	Unit	Notes
		Min.	Max.		
Input voltage	V	5.5	40	V	see diagram
Junction temperature	TJ	-40	150	°C	-
Thermal Resistance			- 4	1	
Junction ambient	R _{thja}	-	65	K/W	P-TO220-7-3 package
Junction-case	R _{thjc}	-	6	K/W	P-TO220-7-3 package
Junction-case	Z _{thjc}	-	2	K/W	<i>T</i> < 1 ms P-TO220-7-3 package
Junction ambient	R _{thja}	-	70	K/W	P-TO220-7-180 (SMD) package
Junction-case	R _{thjc}	-	6	K/W	P-TO220-7-180 (SMD) package
Junction-case	Z _{thjc}	-	2	K/W	T < 1 ms P-TO220-7-180 (SMD) package
Junction ambient	R _{thja}	-	65	K/W	P-TO220-7-230 package
Junction-case	R _{thjc}	-	6	K/W	P-TO220-7-230 package
Junction-case	Z _{thjc}	-	2	K/W	<i>T</i> < 1 ms P-TO220-7-230 package
Junction ambient	R _{thja}	-	70	K/W	P-DSO-14-8 package
Junction-pin	R _{thjp}	-	30	K/W	P-DSO-14-8 package



Table 6Characteristics

 $V_{\rm I}$ = 13.5 V; -40 $^{\circ}{\rm C}$ < $T_{\rm J}$ < 125 $^{\circ}{\rm C};~V_{\rm E2}$ > 4 V (unless specified otherwise)

Parameter	Symbol	Li	mit Val	ues	Unit	Test Condition
		Min.	Тур.	Max.		
Output voltage	V _Q	4.9	5	5.1	V	$5 \text{ mA} \le I_{\text{Q}} \le 400 \text{ mA}$ $6 \text{ V} \le V_{\text{I}} \le 26 \text{ V}$
Output voltage	V _Q	4.9	5	5.1	V	$5 \text{ mA} \le I_{\text{Q}} \le 150 \text{ mA}$ $6 \text{ V} \le V_{\text{I}} \le 40 \text{ V}$
Output current limiting	I _Q	500	-	-	mA	$T_{\rm J}$ = 25 °C
Current consumption $I_q = I_l - I_Q$	I _q	-	-	50	μA	IC turned off
Current consumption $I_q = I_l - I_Q$	I _q	_	1.0	10	μA	$T_{\rm J}$ = 25 °C IC turned off
Current consumption $I_q = I_l - I_Q$	I _q	-	1.3	4	mA	$I_{Q} = 5 \text{ mA}$ IC turned on
Current consumption $I_q = I_1 - I_Q$	I _q	-	-	60	mA	<i>I</i> _Q = 400 mA
Current consumption $I_q = I_1 - I_Q$	I _q	-	-	80	mA	$I_{\rm Q}$ = 400 mA $V_{\rm I}$ = 5 V
Drop voltage	V_{Dr}	_	0.3	0.6	V	$I_{\rm Q} = 400 \ {\rm mA}^{1)}$
Load regulation	ΔV_{Q}	_	_	50	mV	$5 \text{ mA} \le I_Q \le 400 \text{ mA}$
Supply-voltage regulation	ΔV_{Q}	-	15	25	mV	V_{I} = 6 to 36 V; I_{Q} = 5 mA
Supply-voltage rejection	SVR	-	54	-	dB	$f_{\rm r}$ = 100 Hz; $V_{\rm r}$ = 0.5 Vpp
Longterm stability	ΔV_{Q}	-	0	_	mV	1000 h
Reset Generator						
Switching threshold	V_{RT}	4.2	4.5	4.8	V	-
Reset High level	_	4.5	-	-	V	$R_{\rm ext} = \infty$
Saturation voltage	$V_{\rm RO,SAT}$	_	0.1	0.4	V	$R_{\rm R} = 4.7 \ {\rm k}\Omega^{2)}$
Internal Pull-up resistor	R _{RO}	-	30	-	kΩ	-
Saturation voltage	$V_{D,SAT}$	_	50	100	mV	$V_{\rm Q} < V_{\rm RT}$
Charge current	I _D	8	15	25	μA	$V_{\rm D} = 1.5 \ {\rm V}$
Upper delay switching threshold	$V_{\rm UD}$	2.6	3	3.3	V	-



Table 6Characteristics (cont'd)


$V_{\rm I}$ = 13.5 V; -40 °C < $T_{\rm J}$ < 125 °C; $V_{\rm E2}$ > 4 V (unless specified otherwise)

Parameter	Symbol	Limit Values			Unit	Test Condition
		Min.	Тур.	Max.		
Delay time	t _D	_	20	_	ms	$C_{\rm d} = 100 {\rm nF}$
Lower delay switching threshold	V _{LD}	_	0.43	-	V	-
Reset reaction time	t _{RR}	—	2	_	μs	$C_{\rm d} = 100 {\rm nF}$
Inhibit						
Turn on voltage	$V_{\rm U,INH}$	_	3	4	V	IC turned on
Turn off voltage	$V_{\rm L, INH}$	2	-	_	V	IC turned off
Pull-down resistor	R _{INH}	50	100	200	kΩ	_
Hysteresis	$\Delta V_{\rm INH}$	0.2	0.5	0.8	V	_
Input current	I _{INH}	_	35	100	μA	$V_{\rm INH} = 4 \rm V$
Hold voltage	$V_{\rm U,HOLD}$	30	35	40	%	Referred to $V_{\rm Q}$
Turn off voltage	$V_{\rm L,HOLD}$	60	70	80	%	Referred to $V_{\rm Q}$
Pull-up resistor	R _{HOLD}	20	50	100	kΩ	_
Overvoltage Protection						
Turn off voltage	V _{I,OV}	42	44	46	V	$V_{\rm I}$ increasing
Turn on voltage	$V_{\rm I,turn \ on}$	36	-	-	V	$V_{\rm I}$ decreasing after turn off


1) Drop voltage = $V_1 - V_Q$ (measured when the output voltage V_Q has dropped 100 mV from the nominal value obtained at $V_1 = 13.5$ V)

2) The reset output is Low for 1 V < $V_{\rm Q}$ < $V_{\rm RT}$
















Figure 6 Time Response







Figure 7 Enable and Hold Behavior


TLE 4267




Output Voltage V_{Q} versus Temperature T_{j}




Charge Current $I_{\rm D}$ versus Temperature $T_{\rm i}$






Delay Switching Threshold $V_{\rm UD}$ versus Temperature $T_{\rm j}$







Current Consumption $I_{\rm q}$ versus Output Current $I_{\rm Q}$




Output Current Limiting $I_{\rm Q}$ versus Temperature $T_{\rm j}$



Current Consumption I_q versus Input Voltage V_l




Output Current Limiting $I_{\rm Q}$ versus Input Voltage $V_{\rm I}$





Output Voltage $V_{\rm Q}$ versus Inhibit Voltage $V_{\rm INH}$



AED01989 50 $I_{\rm INH}\,\mu{\rm A}$ ٨ 40 30 20 10 0 5 V 6 2 3 0 1 4 ► V_{INH}

Inhibit Current $I_{\rm INH}$ versus Inhibit Voltage $V_{\rm INH}$



Package Outlines




Figure 8 P-TO220-7-3 (Plastic Transistor Single Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device






Figure 9 P-TO220-7-11 (Plastic Transistor Single Outline)

SMD = Surface Mounted Device






Figure 10 P-TO220-7-180 (Plastic Transistor Single Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device






Figure 11 P-TO220-7-4 (Plastic Transistor Single Outline)

SMD = Surface Mounted Device






Figure 12 P-TO220-7-230 (Plastic Transistor Single Outline)

SMD = Surface Mounted Device









Figure 13 P-TO220-7-12 (Plastic Transistor Single Outline)

SMD = Surface Mounted Device





SMD = Surface Mounted Device

Edition 2004-09-16 Published by Infineon Technologies AG, St.-Martin-Strasse 53, 81669 München, Germany © Infineon Technologies AG 2004. All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.