

DEMO BOARD
AVAILABLE

FEATURES


- 100kHz SAMPLING RATE
- 86dB SINAD WITH 20kHz INPUT
- ± 2 LSB INL
- DNL: 16 BITS "No Missing Codes"
- SIX SPECIFIED INPUT RANGES
- SERIAL OUTPUT
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7808
- USES INTERNAL OR EXTERNAL REFERENCE
- 100mW MAX POWER DISSIPATION
- 20-PIN 0.3" PLASTIC DIP AND SOIC
- SIMPLE DSP INTERFACE

DESCRIPTION

The ADS7809 is a complete 16-bit sampling analog-to-digital using state-of-the-art CMOS structures. It contains a 16-bit capacitor-based SAR A/D with S/H, reference, clock, and a serial data interface. Data can be output using the internal clock, or can be synchronized to an external data clock. The ADS7809 also provides an output synchronization pulse for ease of use with standard DSP processors.

The ADS7809 is specified at a 100kHz sampling rate, and guaranteed over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including $\pm 10\text{V}$ and 0V to 5V , while an innovative design operates from a single $+5\text{V}$ supply, with power dissipation under 100mW .

The 20-pin ADS7809 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the industrial -40°C to $+85^{\circ}\text{C}$ range.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: <http://www.burr-brown.com/> • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

SPECIFICATIONS

ELECTRICAL

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $f_S = 100\text{kHz}$, $V_{\text{DIG}} = V_{\text{ANA}} = +5\text{V}$, using internal reference and fixed resistors as shown in Figure 4, unless otherwise specified.

PARAMETER	CONDITIONS	ADS7809P, U			ADS7809PB, UB			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
RESOLUTION				16			*	Bits
ANALOG INPUT Voltage Ranges Impedance Capacitance				± 10 , 0V to 5V, etc. (See Table I) See Table I			*	pF
THROUGHPUT SPEED Complete Cycle Throughput Rate	Acquire and Convert	100		10	*		*	μs kHz
DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise ⁽²⁾ Full Scale Error ^(3,4) Full Scale Error Drift Full Scale Error ^(3,4) Full Scale Error Drift Bipolar Zero Error ⁽³⁾ Bipolar Zero Error Drift Unipolar Zero Error ⁽³⁾ Unipolar Zero Error ⁽³⁾ Unipolar Zero Error Drift Recovery to Rated Accuracy after Power Down Power Supply Sensitivity ($V_{\text{DIG}} = V_{\text{ANA}} = V_D$)	Ext. 2.5000V Ref Ext. 2.5000V Ref Bipolar Ranges Bipolar Ranges 0V to 10V Ranges 0V to 4V, 0V to 5V Ranges Unipolar Ranges 1 μF Capacitor to CAP +4.75V < V_D < +5.25V	15	1.3 ± 7 ± 2 ± 2 ± 2 1	± 3 +3, -2 ± 0.5 ± 0.5 ± 10 ± 5 ± 3 ± 8	16	*	± 2 ± 1 * * * * * * * * * * *	LSB ⁽¹⁾ LSB Bits LSB % ppm/ $^{\circ}\text{C}$ % ppm/ $^{\circ}\text{C}$ mV ppm/ $^{\circ}\text{C}$ mV mV ppm/ $^{\circ}\text{C}$ ms LSB
AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise+Distortion) Signal-to-Noise Full-Power Bandwidth ⁽⁶⁾	$f_{\text{IN}} = 20\text{kHz}$ $f_{\text{IN}} = 20\text{kHz}$ $f_{\text{IN}} = 20\text{kHz}$ -60dB Input $f_{\text{IN}} = 20\text{kHz}$	90 83 83	100 -100 88 30 88 250	-90	96 86 86	* * * 32 *	-94	dB ⁽⁵⁾ dB dB dB dB kHz
SAMPLING DYNAMICS Aperture Delay Transient Response Overvoltage Recovery ⁽⁷⁾	FS Step		40 150	2		* *	*	ns μs ns
REFERENCE Internal Reference Voltage Internal Reference Source Current (Must use external buffer) External Reference Voltage Range For Specified Linearity External Reference Current Drain	No Load Ext. 2.5000V Ref	2.48 2.3	2.5 1	2.52 2.7 100	* *	* * *	* *	V μA V μA
DIGITAL INPUTS Logic Levels V_{IL} V_{IH} I_{IL} I_{IH}	$V_{\text{IL}} = 0\text{V}$ $V_{\text{IH}} = 5\text{V}$	-0.3 +2.0		+0.8 $V_D + 0.3\text{V}$ ± 10 ± 10	* *		* * * *	V V μA μA

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

ELECTRICAL

		ADS7809P, U			ADS7809PB, UB			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DIGITAL OUTPUTS Data Format Data Co Pipeline Delay Data Clock Internal (Output Only When Transmitting Data) External (Can Run Continually) V_{OL} V_{OH} Leakage Current Output Capacitance	EXT/ $\overline{\text{INT}}$ LOW EXT/ $\overline{\text{INT}}$ HIGH $I_{\text{SINK}} = 1.6 \text{mA}$ $I_{\text{SOURCE}} = 500\mu\text{A}$ High-Z State, $V_{OUT} = 0V$ to V_{DIG} High-Z State							
		Serial 16 bits Binary Two's Complement or Straight Binary Conversion results only available after completed conversion. Selectable for internal or external data clock						
			2.3			*		MHz
		0.1		10	*		*	MHz
		+4		+0.4	*		*	V
				± 5			*	V
							*	μA
				15			*	pF
POWER SUPPLIES Specified Performance V_{DIG} V_{ANA} I_{DIG} I_{ANA} Power Dissipation: PWRD LOW PWRD HIGH	Must be $\leq V_{ANA}$ $V_{ANA} = V_{DIG} = 5V$, $f_S = 100kHz$	+4.75 +4.75	+5 +5 0.3 16 50	+5.25 +5.25 100	* * 	* * * *	* * *	V V mA mA mW μW
TEMPERATURE RANGE Specified Performance Derated Performance Storage Thermal Resistance (θ_{JA}) Plastic DIP SOIC		-40 -55 -65		+85 +125 +150	* * *		* * *	°C °C °C
			75 75			* *		°C/W °C/W

NOTES: (1) LSB means Least Significant Bit. For the $\pm 10\text{V}$ input range, one LSB is $305\mu\text{V}$. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer. (4) For bipolar input ranges, full scale error is the worst case of $- \text{Full Scale}$ or $+ \text{Full Scale}$ untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error. (5) All specifications in dB are referred to a full-scale $\pm 10\text{V}$ input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which $\text{Signal-to-(Noise+Distortion)}$ degrades to 60dB . (7) Recovers to specified performance after $2 \times \text{FS}$ input overvoltage.

Analog Inputs: R1 _{IN}	 ±25V
R2 _{IN}	 ±25V
R3 _{IN}	 ±25V
CAP	V _{ANA} +0.3V to AGND2 -0.3V
REF	Indefinite Short to AGND2, Momentary Short to V _{ANA}
Ground Voltage Differences: DGND, AGND2	 ±0.3V
V _{ANA}	 7V
V _{DIG} to V _{ANA}	 +0.3
V _{DIG}	 7V
Digital Inputs	-0.3V to V _{DIG} +0.3V
Maximum Junction Temperature	 +165°C
Internal Power Dissipation	 700mW
Lead Temperature (soldering, 10s)	 +300°C



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	GUARANTEED NO MISSING CODE LEVEL (LSB)	MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (dB)	SPECIFICATION TEMPERATURE RANGE (°C)	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
ADS7809P	±3	15	83	−40 to +85	20-Pin Plastic DIP	222
ADS7809PB	±2	16	86	−40 to +85	20-Pin Plastic DIP	222
ADS7809U	±3	15	83	−40 to +85	20-Lead SOIC	221
ADS7809UB	±2	16	86	−40 to +85	20-Lead SOIC	221

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

PIN ASSIGNMENTS

PIN #	NAME	DESCRIPTION
1	R1 _{IN}	Analog Input. See Table I and Figure 4 for input range connections.
2	AGND1	Analog Ground. Used internally as ground reference point. Minimal current flow.
3	R2 _{IN}	Analog Input. See Table I and Figure 4 for input range connections.
4	R3 _{IN}	Analog Input. See Table I and Figure 4 for input range connections.
5	CAP	Reference Buffer Capacitor. 2.2μF Tantalum to ground.
6	REF	Reference Input/Output. Outputs internal 2.5V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2μF Tantalum capacitor.
7	AGND2	Analog Ground.
8	SB/BTC	Select Straight Binary or Binary Two's Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two's Complement format.
9	EXT/INT	Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 16 clock pulses output on DATACLK.
10	DGND	Digital Ground.
11	SYNC	Sync Output. If EXT/INT is HIGH, either a rising edge on R/C with CS LOW or a falling edge on CS with R/C HIGH will output a pulse on SYNC synchronized to the external DATACLK.
12	DATACLK	Either an input or an output depending on the EXT/INT level. Output data will be synchronized to this clock. If EXT/INT is LOW, DATACLK will transmit 16 pulses after each conversion, and then remain LOW between conversions.
13	DATA	Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/BTC. In the external clock mode, after 16 bits of data, the ADS7809 will output the level input on TAG as long as CS is LOW and R/C is HIGH (see Figure 3.) If EXT/INT is LOW, data will be valid on both the rising and falling edges of DATACLK, and between conversions DATA will stay at the level of the TAG input when the conversion was started.
14	TAG	Tag Input for use in external clock mode. If EXT/INT is HIGH, digital data input on TAG will be output on DATA with a delay of 16 DATACLK pulses as long as CS is LOW and R/C is HIGH. See Figure 3.
15	R/C	Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample/hold into the hold state and starts a conversion. When EXT/INT is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is HIGH, a rising edge on R/C with CS LOW, or a falling edge on CS with R/C HIGH, transmits a pulse on SYNC and initiates the transmission of data from the previous conversion.
16	CS	Chip Select. Internally OR'ed with R/C.
17	BUSY	Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. CS or R/C must be HIGH when BUSY rises, or another conversion will start without time for signal acquisition.
18	PWRD	Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register.
19	V _{ANA}	Analog Supply Input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1μF ceramic and 10μF Tantalum capacitors.
20	V _{DIG}	Digital Supply Input. Nominally +5V. Connect directly to pin 19. Must be ≤ V _{ANA} .

PIN CONFIGURATION



ANALOG INPUT RANGE	CONNECT R1 _{IN} VIA 200Ω TO	CONNECT R2 _{IN} VIA 100Ω TO	CONNECT R3 _{IN} TO	IMPEDANCE
±10V	V _{IN}	AGND	CAP	22.9kΩ
±5V	AGND	V _{IN}	CAP	13.3kΩ
±3.33V	V _{IN}	V _{IN}	CAP	10.7kΩ
0V to 10V	AGND	V _{IN}	AGND	13.3kΩ
0V to 5V	AGND	AGND	V _{IN}	10.0kΩ
0V to 4V	V _{IN}	AGND	V _{IN}	10.7kΩ

TABLE I. Input Range Connections. See Figure 4 for complete information.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t_1	Convert Pulse Width	40		6000	ns
t_2	$\overline{\text{BUSY}}$ Delay			65	ns
t_3	$\overline{\text{BUSY}}$ LOW			8	μs
t_4	$\overline{\text{BUSY}}$ Delay after End of Conversion		220		ns
t_5	Aperture Delay		40		ns
t_6	Conversion Time		7.6	8	μs
t_7	Acquisition Time			2	μs
$t_6 + t_7$	Throughput Time		9	10	μs
t_8	$\text{R}/\overline{\text{C}}$ LOW to DATACLK Delay		450		ns
t_9	DATACLK Period		440		ns
t_{10}	Data Valid to DATACLK HIGH Delay	20	75		ns
t_{11}	Data Valid after DATACLK LOW Delay	100	125		ns
t_{12}	External DATACLK	100			ns
t_{13}	External DATACLK HIGH	20			ns
t_{14}	External DATACLK LOW	30			ns
t_{15}	DATACLK HIGH Setup Time	20		$t_{12} + 5$	ns
t_{16}	$\text{R}/\overline{\text{C}}$ to $\overline{\text{CS}}$ Setup Time	10			ns
t_{17}	SYNC Delay After DATACLK HIGH	15		35	ns
t_{18}	Data Valid Delay	25		55	ns
t_{19}	$\overline{\text{CS}}$ to Rising Edge Delay	25			ns
t_{20}	Data Available after $\overline{\text{CS}}$ LOW	6			μs

TABLE II. Conversion and Data Timing. $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$.




FIGURE 1. Basic Conversion Timing.




FIGURE 2. Serial Data Timing Using Internal Clock. ($\overline{\text{CS}}$, $\text{EXT}/\overline{\text{INT}}$ and TAG Tied LOW.)

SPECIFIC FUNCTION	$\overline{CS}$	$R/\overline{C}$	$\overline{BUSY}$	$\overline{EXT}/\overline{INT}$	DATACLK	PWRD	SB/BTC	OPERATION
Initiate Conversion and Output Data Using Internal Clock	1>0	0	1	0	Output	0	x	Initiates conversion "n". Data from conversion "n-1" clocked out on DATA synchronized to 16 clock pulses output on DATACLK.
	0	1>0	1	0	Output	0	x	Initiates conversion "n". Data from conversion "n-1" clocked out on DATA synchronized to 16 clock pulses output on DATACLK.
Initiate Conversion and Output Data Using External Clock	1>0	0	1	1	Input	0	x	Initiates conversion "n".
	0	1>0	1	1	Input	0	x	Initiates conversion "n".
	1>0	1	1	1	Input	x	x	Outputs a pulse on SYNC followed by data from conversion "n" clocked out synchronized to external DATACLK.
	1>0	1	0	1	Input	0	x	Outputs a pulse on SYNC followed by data from conversion "n-1" clocked out synchronized to external DATACLK. ⁽¹⁾ Conversion "n" in process.
	0	0>1	0	1	Input	0	x	Outputs a pulse on SYNC followed by data from conversion "n-1" clocked out synchronized to external DATACLK. ⁽¹⁾ Conversion "n" in process.
Incorrect Conversions	0	0	0>1	x	x	0	x	$\overline{CS}$ or $R/\overline{C}$ must be HIGH or a new conversion will be initiated without time for acquisition.
Power Down	x	x	x	x	x	0	x	Analog circuitry powered. Conversion can proceed.
	x	x	x	x	x	1	x	Analog circuitry disabled. Data from previous conversion maintained in output registers.
Selecting Output Format	x	x	x	x	x	x	0	Serial data is output in Binary Two's Complement format.
	x	x	x	x	x	x	1	Serial data is output in Straight Binary format.

NOTE: (1) See Figure 3b for constraints on previous data valid during conversion.

TABLE III. Control Truth Table.

DESCRIPTION	ANALOG INPUT						DIGITAL OUTPUT			
							BINARY TWO'S COMPLEMENT (SB/BTC LOW)		STRAIGHT BINARY (SB/BTC HIGH)	
							BINARY CODE	HEX CODE	BINARY CODE	HEX CODE
Full-Scale Range	±10	±5	±3.33V	0V to 10V	0V to 5V	0V to 4V				
Least Significant Bit (LSB)	305μV	153μV	102μV	153μV	76μV	61μV				
+Full Scale (FS – 1LSB)	9.999695V	4.999847V	3.333231V	9.999847V	4.999924V	3.999939V	0111 1111 1111 1111	7FFF	1111 1111 1111 1111	FFFF
Midscale	0V	0V	0V	5V	2.5V	2V	0000 0000 0000 0000	0000	1000 0000 0000 0000	8000
One LSB Below Midscale	–305μV	–153μV	–102μV	4.999847V	2.499924V	1.999939V	1111 1111 1111 1111	FFFF	0111 1111 1111 1111	7FFF
–Full Scale	–10V	–5V	–3.33333V	0V	0V	0V	1000 0000 0000 0000	8000	0000 0000 0000 0000	0000

TABLE IV. Output Codes and Ideal Input Voltages.




FIGURE 3a. Conversion and Read Timing with External Clock. (EXT/INT Tied HIGH.) Read After Conversion.




FIGURE 3b. Conversion and Read Timing with External Clock. (EXT/INT Tied HIGH.) Read During Conversion (Previous Conversion Results).

Input Range	Without Trim	With Trim (Adjust offset first at 0V, then adjust gain)
0V – 10V		
0V – 5V		
0V – 4V		

FIGURE 4a. Offset/Gain Circuits for Unipolar Input Ranges.




FIGURE 4b. Offset/Gain Circuits for Bipolar Input Ranges.