# IS61LV25616AL



## 256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY

FEBRUARY 2003

#### **FEATURES**

- High-speed access time: — 10, 12 ns
- CMOS low power operation
- Low stand-by power:
  Less than 5 mA (typ.) CMOS stand-by
- TTL compatible interface levels
- Single 3.3V power supply
- Fully static operation: no clock or refresh required
- Three state outputs
- · Data control for upper and lower bytes
- Industrial temperature available

## DESCRIPTION

The *ISSI* IS61LV25616AL is a high-speed, 4,194,304-bit static RAM organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{CE}$  is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs,  $\overline{CE}$  and  $\overline{OE}$ . The active LOW Write Enable ( $\overline{WE}$ ) controls both writing and reading of the memory. A data byte allows Upper Byte ( $\overline{UB}$ ) and Lower Byte ( $\overline{LB}$ ) access.

The IS61LV25616AL is packaged in the JEDEC standard 44-pin 400-mil SOJ, 44-pin TSOP Type II, 44-pin LQFP and 48-pin Mini BGA (8mm x 10mm).

#### FUNCTIONAL BLOCK DIAGRAM



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.



## TRUTH TABLE

						I/O PIN			
Mode	WE	CE	OE	LB	UB	I/00-I/07	I/O8-I/O15	VDD Current	
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2	
Output Disabled	H X	L L	H X	X H	X H	5 5		lcc	
Read	H H H	L L L	L L L	L H L	H L L	I Dout High-Z - High-Z Dout Dout Dout		Icc	
Write	L L L	L L L	X X X	L H L	H L L	DIN High-Z High-Z DIN DIN DIN		Icc	

#### **PIN CONFIGURATIONS**

## 44-Pin TSOP (Type II) and SOJ



#### **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
Vdd	Power
GND	Ground

## **PIN CONFIGURATIONS**

#### 44-Pin LQFP



1 2 3 4 5 6	
A    (TB)    (TE)    (A0)    (A1)    (A2)    (N/C)      B    (V/O8)    (TB)    (A3)    (A4)    (CE)    (V/O)      C    (V/O8)    (V/O11)    (A5)    (A6)    (V/O11)    (U/O)    (V/O2)      D    (GND)    (V/O11)    (A17)    (A7)    (V/O3)    (V/O2)      E    (V/O12)    (NC)    (A16)    (V/O3)    (V/O2)      F    (V/O13)    (A14)    (A15)    (V/O3)    (V/O2)      G    (V/O15)    (NC)    (A12)    (A13)    (V/E)    (V/O2)      H    (NC)    (A8)    (A9)    (A10)    (A11)    (NC)	

48-Pin mini BGA

### **PIN DESCRIPTIONS**

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
LB	Lower-byte Control (I/O0-I/O7)
UB	Upper-byte Control (I/O8-I/O15)
NC	NoConnection
VDD	Power
GND	Ground

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbo	I Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vdd+0.5	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	PowerDissipation	1.0	W

#### Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING RANGE**

		Vdd		
Range	Ambient Temperature	10ns	12ns	
Commercial	0°C to +70°C	3.3V +10%, -5%	3.3V <u>+</u> 10%	
Industrial	-40°C to +85°C	3.3V +10%, -5%	3.3V <u>+</u> 10%	

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	<b>Test Conditions</b>		Min.	Max.	Unit
Vон	Output HIGH Voltage	VDD = Min., IOH = -4.0 mA		2.4	—	V
Vol	Output LOW Voltage	VDD = Min., IOL = 8.0 mA			0.4	V
Viн	Input HIGH Voltage			2.0	Vdd + 0.3	V
VIL	Input LOW Voltage <sup>(1)</sup>			-0.3	0.8	V
Li	InputLeakage	$GND \leq V_{IN} \leq V_{DD}$	Com. Ind.	2 5	2 5	μA
Ιιο	Output Leakage	$GND \le VOUT \le VDD$ Outputs Disabled	Com. Ind.	2 5	2 5	μA

#### Notes:

1. VIL (min.) = -2.0V for pulse width less than 10 ns.

POWER SUPPLY CHARACTERISTICS <sup>(1)</sup> (Over Optimized States)	perating Range)
---	-----------------

Symbol	Parameter	Test Conditions		IO Max.	-1: Min.	2 Max.	Unit
lcc	Vod Dynamic Operating Supply Current	$V_{DD} = Max.,$ Iout = 0 mA, f = fmax	Com. Ind.	 100 110		90 100	mA
Isb	TTL Standby Current (TTL Inputs)	$\label{eq:VDD} \begin{split} &V\text{DD} = Max.,\\ &V\text{IN} = V\text{IH or }V\text{IL}\\ &\overline{CE} \geq V\text{IH},  f =  f\text{MAX}. \end{split}$	Com. Ind.	 50 55	_	45 50	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:VDD} \begin{split} &V\text{DD} = Max.,\\ &V\text{IN} = V\text{IH or }V\text{IL}\\ &\overline{CE} \geq V\text{IH},  f=0 \end{split}$	Com. Ind.	 20 25	_	20 25	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$eq:def_def_def_def_def_def_def_def_def_def_$	Com. Ind.	 15 20	_	15 20	mA

#### Note:

1. At  $f = f_{MAX}$ , address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. Shaded area product in development

#### CAPACITANCE<sup>(1)</sup>

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF
Солт	Input/Output Capacitance	Vout = 0V	8	pF

#### Note:

1. Tested initially and after any design or process changes that may affect these parameters.

### **READ CYCLE SWITCHING CHARACTERISTICS**<sup>(1)</sup> (Over Operating Range)

Symbol	Parameter	-1) Min.	) Max.	-12 Min.	Max.	Unit
trc	Read Cycle Time	10	_	12	_	ns
<b>t</b> AA	Address Access Time	_	10	_	12	ns
tона	Output Hold Time	2	_	2	_	ns
<b>t</b> ACE	CE Access Time	_	10	_	12	ns
<b>t</b> DOE	OE Access Time	_	4	_	5	ns
thzoe <sup>(2)</sup>	OE to High-Z Output	_	4	_	5	ns
tlzoe <sup>(2)</sup>	OE to Low-Z Output	0	_	0	_	ns
tHZCE <sup>(2</sup>	CE to High-Z Output	0	4	0	6	ns
tlzce <sup>(2)</sup>	CE to Low-Z Output	3	_	3	_	ns
tва	LB, UB Access Time	_	4	_	5	ns
thzb <sup>(2)</sup>	$\overline{\text{LB}}, \overline{\text{UB}}$ to High-Z Output	0	3	0	4	ns
tlzb <sup>(2)</sup>	LB, UB to Low-Z Output	0	_	0	_	ns
<b>t</b> PU	Power Up Time	0	—	0	_	ns
<b>t</b> PD	Power Down Time	_	10	_	12	ns

#### Notes:

1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.

#### AC TEST LOADS





Figure 1



### AC TEST CONDITIONS

Parameter	Unit	
Input Pulse Level	0V to 3.0V	
Input Rise and Fall Times	3 ns	
Input and Output Timing and Reference Level	1.5V	
Output Load	See Figures 1 and 2	

### **AC WAVEFORMS**

## **READ CYCLE NO. 1**<sup>(1,2)</sup> (Address Controlled) ( $\overline{CE} = \overline{OE} = V_{IL}$ , $\overline{UB}$ or $\overline{LB} = V_{IL}$ )



## **READ CYCLE NO. 2(1,3)**



#### Notes:

1. WE is HIGH for a Read Cycle. 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ . 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transition.



#### READ CYCLE NO. 2<sup>(1,3)</sup>



#### Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{UB}$ , or  $\overline{LB} = V_{IL}$ .
- 3. Address is valid prior to or coincident with  $\overline{CE}$  LOW transition.

#### WRITE CYCLE SWITCHING CHARACTERISTICS<sup>(1,3)</sup> (Over Operating Range)

Symbol	Parameter	-10 Min. Max.	-12 Min. Max.	Unit	
twc	Write Cycle Time	10 —	12 —	ns	
<b>t</b> SCE	CE to Write End	8 —	8 —	ns	
taw	Address Setup Time to Write End	8 —	8 —	ns	
<b>t</b> ha	Address Hold from Write End	0 —	0 —	ns	
<b>t</b> sA	Address Setup Time	0 —	0 —	ns	
tрwв	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ Valid to End of Write	8 —	8 —	ns	
tpwe1	WE Pulse Width	8 —	8 —	ns	
tPWE2	$\overline{\text{WE}}$ Pulse Width ( $\overline{\text{OE}}$ = LOW)	10 —	12 —	ns	
tsd	Data Setup to Write End	6 —	6 —	ns	
tнd	Data Hold from Write End	0 —	0 —	ns	
tHZWE <sup>(2)</sup>	WE LOW to High-Z Output	— 5	— 6	ns	
tlzwe <sup>(2)</sup>	WE HIGH to Low-Z Output	2 —	2 —	ns	

#### Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. The internal write time is defined by the overlap of CE LOW and UB or LB and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

#### **AC WAVEFORMS**



#### WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)

#### Notes:

1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the CE and WE inputs and at least one of the LB and UB inputs being in the LOW state.

2. WRITE =  $(\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}).$ 







#### AC WAVEFORMS



WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)

#### WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



#### Notes:

- 1. The internal Write time is defined by the overlap of  $\overline{CE} = LOW$ ,  $\overline{UB}$  and/or  $\overline{LB} = LOW$ , and  $\overline{WE} = LOW$ . All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The **t**<sub>SA</sub>, **t**<sub>HA</sub>, **t**<sub>SD</sub>, and **t**<sub>HD</sub> timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. <u>Tested</u> with  $\overrightarrow{OE}$  HIGH for a minimum of 4 ns before  $\overrightarrow{WE}$  = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.

## DATA RETENTION SWITCHING CHARACTERISTICS (LL)

Symbol	Parameter	Test Condition	Options	Min.	Тур.(1)	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	5	10	mA
			Ind.	—	—	15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	—	ns
<b>t</b> RDR	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at VDD = 3.0V, TA = 25°C and not 100% tested.

#### DATA RETENTION WAVEFORM (CE Controlled)





## ORDERING INFORMATION Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
10	IS61LV25616AL-10T IS61LV25616AL-10K IS61LV25616AL-10LQ IS61LV25616AL-10B	TSOP (Type II) 400-mil SOJ LQFP Mini BGA (8mm x 10mm)
12	IS61LV25616AL-12T IS61LV25616AL-12K IS61LV25616AL-12B	TSOP (Type II) 400-mil SOJ Mini BGA (8mm x 10mm)

## Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61LV25616AL-10TI IS61LV25616AL-10KI IS61LV25616AL-10LQI IS61LV25616AL-10BI	TSOP (Type II) 400-mil SOJ LQFP Mini BGA (8mm x 10mm)
12	IS61LV25616AL-12TI IS61LV25616AL-12KI	TSOP (Type II) 400-mil SOJ