











TPS22965

SLVSBJ0B -AUGUST 2012-REVISED AUGUST 2014

TPS22965 5.7-V, 6-A, 16-mΩ On-Resistance Load Switch

Features

- Integrated Single Channel Load Switch
- Input Voltage Range: 0.8 V to 5.7 V
- Ultra-Low On Resistance (R_{ON})
 - R_{ON} = 16 m Ω at V_{IN} = 5 V (V_{BIAS} = 5 V)
 - R_{ON} = 16 m Ω at V_{IN} = 3.6 V (V_{BIAS} = 5 V)
 - $-R_{ON} = 16 \text{ m}\Omega \text{ at } V_{IN} = 1.8 \text{ V } (V_{BIAS} = 5 \text{ V})$
- 6-A Maximum Continuous Switch Current
- Low Quiescent Current (50 µA)
- Low Control Input Threshold Enables Use of 1.2-V, 1.8-V, 2.5-V and 3.3-V Logic
- Configurable Rise Time
- Quick Output Discharge (QOD)
- SON 8-pin Package With Thermal Pad
- ESD Performance Tested per JESD 22
 - 2000 V HBM and 1000 V CDM

Applications

- Ultrabook™
- Notebooks/Netbooks
- Tablet PC
- Consumer Electronics
- Set-top Boxes/Residential Gateways
- **Telecom Systems**
- Solid State Drives (SSD)

Simplified Schematic

3 Description

The TPS22965 is a single channel load switch that provides configurable rise time to minimize inrush current. The device contains an N-channel MOSFET that can operate over an input voltage range of 0.8 V to 5.7 V and can support a maximum continuous current of 6 A. The switch is controlled by an on/off input (ON), which is capable of interfacing directly with low-voltage control signals. In the TPS22965, a 225-Ω on-chip load resistor is added for quick output discharge when switch is turned off.

The TPS22965 is available in a small, space-saving 2.00 mm x 2.00 mm 8-pin SON package (DSG) with integrated thermal pad allowing for high power dissipation. The device is characterized for operation over the free-air temperature range of -40°C to 85°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS22965	DSG (8)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.






Table of Contents

1	Features 1		8.1 Overview	
2	Applications 1		8.2 Functional Block Diagram	
3	Description 1		8.3 Feature Description	15
4	Simplified Schematic		8.4 Device Functional Modes	15
	Revision History	9	Application and Implementation	16
	Pin Configuration and Functions		9.1 Application Information	16
	_		9.2 Typical Application	17
•	Specifications 3	10	Power Supply Recommendations	19
	7.1 Absolute Maximum Ratings	11	Layout	19
	7.3 Recommended Operating Conditions		11.1 Layout Guidelines	
	7.4 Thermal Information		11.2 Layout Example	19
	7.5 Electrical Characteristics, V _{BIAS} = 5.0 V		11.3 Thermal Considerations	
	7.6 Electrical Characteristics, V _{BIAS} = 3.0 V	12	Device and Documentation Support	20
	7.7 Switching Characteristics		12.1 Trademarks	
	7.8 Typical Characteristics		12.2 Electrostatic Discharge Caution	20
	7.9 Typical Switching Characteristics		12.3 Glossary	
8	Detailed Description	13	Mechanical, Packaging, and Orderable Information	
•	Detailed Description			

5 Revision History

CI	hanges from Revision A (August 2013) to Revision B	Page
•	Changed this data sheet into the new template layout.	<i>•</i>
•	Device Information table.	
•	Added Handling Ratings table.	4
•	Changed MAX value of "V _{IN} " from 5.5 V to 5.7 V.	4
•	Changed MAX value of "V _{BIAS} " from 5.5 V to 5.7 V.	4
•	Changed MAX value of "V _{ON} " from 5.5 V to 5.7 V	4
•	Added Thermal Information table.	4
•	Added Detailed Description Section.	14
•	Added Application and Implementation section.	16
•	Added Power Supply Recommendations section.	19
•	Added Layout section.	19


Changes from Original (August 2012) to Revision A

Page

Updated VON MAX value to fix typo that restricted operating range. Changed MAX value from "VIN" to "5.5" to align with rest of document.



6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	DSG	1,0	DESCRIPTION		
СТ	6	0	Switch slew rate control. Can be left floating. See <i>Application Information</i> section for more information.		
GND	5	_	evice ground.		
ON	3	1	Active high switch control input. Do not leave floating.		
Thermal Pad	_	_	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <i>Layout Example</i> section for layout guidelines.		
VBIAS	4	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.7V. See <i>Application and Implementation</i> section for more information.		
VIN	1, 2	I	Switch input. Input bypass capacitor recommended for minimizing V _{IN} dip. Must be connected to Pin 1 and Pin 2. See <i>Application and Implementation</i> section for more information.		
VOUT	7, 8	0	Switch output.		

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)(2)

		MIN	MAX	UNIT
V _{IN}	Input voltage range	-0.3	6	V
V_{OUT}	Output voltage range	-0.3	6	V
V_{BIAS}	Bias voltage range	-0.3	6	V
V_{ON}	Input voltage range	-0.3	6	V
I_{MAX}	Maximum continuous switch current		6	Α
I _{PLS}	Maximum pulsed switch current, pulse <300 μs, 2% duty cycle		8	Α
T_J	Maximum junction temperature		125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

⁽²⁾ All voltage values are with respect to network ground terminal.



7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temp	perature range	-65	150	°C
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2000	2000	\/
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1000	1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V_{IN}	Input voltage range		0.8	V_{BIAS}	V
V_{BIAS}	Bias voltage range		2.5	5.7	V
V_{ON}	ON voltage range		0	5.7	V
V_{OUT}	Output voltage range			V_{IN}	V
V_{IH}	High-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	1.2	5.7	V
V_{IL}	Low-level input voltage, ON	V _{BIAS} = 2.5 V to 5.7 V	0	0.5	V
C _{IN}	Input capacitor		1 ⁽¹⁾		μF
T _A	Operating free-air temperature	ange ⁽²⁾	-40	85	°C

⁽¹⁾ Refer to Application Information section.

7.4 Thermal Information

	TUEDMAL METDIC(1)	TPS22965	LINIT
	THERMAL METRIC ⁽¹⁾	DSG (8 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	65.3	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	74.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	35.4	°C // //
ΨЈТ	Junction-to-top characterization parameter	2.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	36.0	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	12.8	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [T_{A(max)}] is dependent on the maximum operating junction temperature [T_{J(max)}], the maximum power dissipation of the device in the application [P_{D(max)}], and the junction-to-ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A(max)} = T_{J(max)} - (θ_{JA} × P_{D(max)})



7.5 Electrical Characteristics, $V_{BIAS} = 5.0 \text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature -40 °C \leq $T_A \leq$ 85 °C (Full) and $V_{BIAS} = 5.0$ V. Typical values are for $T_A = 25$ °C.

	PARAMETER	TEST CON	TEST CONDITIONS		MIN TYP	MAX	UNIT
POWER SUF	PPLIES AND CURRENTS	,				·	
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0 \text{ mA},$ $V_{IN} = V_{ON} = V_{BIAS} = 5.$.0 V	Full	50	75	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0$	V	Full		2	μΑ
			$V_{IN} = 5.0 \text{ V}$		0.2	8	
\/ aff atata a	V off state augusts current	$V_{ON} = GND,$	$V_{IN} = 3.3 \ V$	Full	0.02	3	
I _{IN(VIN-OFF)}	V _{IN} off-state supply current	$V_{OUT} = 0 V$	$V_{IN} = 1.8 \ V$	Full	0.01	2	μΑ
			$V_{IN} = 0.8 \ V$		0.005	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V	·	Full		0.5	μA
RESISTANC	E CHARACTERISTICS						
		V _{IN}	V 50V	25°C	16	23	mΩ
			$V_{IN} = 5.0 \text{ V}$	Full		25	
			.,	25°C	16	23	0
			$V_{IN} = 3.3 \text{ V}$	Full		25	mΩ
				25°C	16	23	0
Б	ON state assistance	$I_{OUT} = -200 \text{ mA},$	$V_{IN} = 1.8 \text{ V}$	Full		25	mΩ
R _{ON}	ON-state resistance	$V_{BIAS} = 5.0 \text{ V}$., , , , , , ,	25°C	16	23	_
			$V_{IN} = 1.5 \text{ V}$	Full		25	mΩ
				25°C	16	23	
			$V_{IN} = 1.2 \text{ V}$	Full		25	mΩ
				25°C	16	23	
		V _{IN} = 0.8 V	Full		25	mΩ	
R _{PD}	Output pull-down resistance	V _{IN} = 5.0 V, V _{ON} = 0 V	/, I _{OUT} = 15 mA	Full	225	300	Ω



7.6 Electrical Characteristics, $V_{BIAS} = 2.5 \text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40 \, ^{\circ}\text{C} \le T_{A} \le 85 \, ^{\circ}\text{C}$ (Full) and $V_{BIAS} = 2.5 \, V$. Typical values are for $T_{A} = 25 \, ^{\circ}\text{C}$.

	PARAMETER	TEST CONDIT	IONS	TA	MIN TYP	MAX	UNIT
POWER SUF	PPLIES AND CURRENTS						
I _{IN(VBIAS-ON)}	V _{BIAS} quiescent current	$I_{OUT} = 0$ mA, $V_{IN} = V_{ON} = V_{BIAS} = 2.5$ V		Full	20	30	μΑ
I _{IN(VBIAS-OFF)}	V _{BIAS} shutdown current	$V_{ON} = GND, V_{OUT} = 0 V$		Full		2	μΑ
			$V_{IN} = 2.5 \text{ V}$		0.01	3	
	V _{IN} off-state supply current	$V_{ON} = GND,$	$V_{IN} = 1.8 \ V$	Full	0.01	2	
I _{IN(VIN-OFF)}	$V_{OUT} = 0 \text{ V}$ $V_{IN} = 1.2$	V _{IN} = 1.2 V	Full	0.005	2	μA	
			$V_{IN} = 0.8 \ V$		0.003	1	
I _{ON}	ON pin input leakage current	V _{ON} = 5.5 V		Full		0.5	μΑ
RESISTANC	E CHARACTERISTICS						
			V 2.5.V	25°C	20	26	mΩ
			$V_{IN} = 2.5 \text{ V}$	Full		28	11122
			\/ _ 1 9 \/	25°C	19	26	mΩ
			$V_{IN} = 1.8 \text{ V}$	Full		28	
D	ON state registers	$I_{OUT} = -200 \text{ mA},$	V _{IN} = 1.5 V	25°C	18	25	~ 0
R _{ON}	ON-state resistance	$V_{BIAS} = 2.5 \text{ V}$	V _{IN} = 1.5 V	Full		27	mΩ
			V 4.0.V	25°C	18	25	
			$V_{IN} = 1.2 \text{ V}$	Full		27	mΩ
			V 0.8.V	25°C	17	25	
			V _{IN} = 0.8 V			27	mΩ
R _{PD}	Output pull-down resistance	V _{IN} = 2.5 V, V _{ON} = 0 V, I _O	_{UT} = 1 mA	Full	275	325	Ω


Product Folder Links: TPS22965

Submit Documentation Feedback



7.7 Switching Characteristics

	PARAMETER	TEST CONDITION	MIN TYP MAX	UNIT
V _{IN} = \	$V_{\rm ON} = V_{\rm BIAS} = 5 \text{ V}, T_{\rm A} = 25^{\circ}$	C (unless otherwise noted)		
t _{ON}	Turn-on time		1325	
t _{OFF}	Turn-off time		10	
t _R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	1625	μs
t _F	V _{OUT} fall time		3.5	
t _D	ON delay time		500	
$V_{IN} = 0$	0.8 V, V _{ON} = V _{BIAS} = 5 V, T _A	= 25°C (unless otherwise noted)	,	·
t _{ON}	Turn-on time		600	
t _{OFF}	Turn-off time		80	
t _R	V _{OUT} rise time	$R_L = 10 \ \Omega, \ C_L = 0.1 \ \mu F, \ C_T = 1000 \ pF$	300	μs
t_{F}	V _{OUT} fall time		5.5	
t _D	ON delay time		460	
V _{IN} = 2	$2.5V, V_{ON} = 5 V, V_{BIAS} = 2.5$	V, T _A = 25°C (unless otherwise noted)		
t _{ON}	Turn-on time		2200	
t _{OFF}	Turn-off time		9	
t_R	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	2275	μs
t_{F}	V _{OUT} fall time		3.1	
t_D	ON delay time		1075	
$V_{IN} = 0$	$0.8 \text{ V}, \text{ V}_{ON} = 5 \text{ V}, \text{ V}_{BIAS} = 2.5$	5 V, T _A = 25°C (unless otherwise noted)		
t _{ON}	Turn-on time		1450	
t _{OFF}	Turn-off time		60	
t_{R}	V _{OUT} rise time	$R_L = 10 \Omega$, $C_L = 0.1 \mu F$, $C_T = 1000 pF$	875	μs
t_{F}	V _{OUT} fall time		5.5	
t_D	ON delay time		1010	



A. Rise and fall times of the control signal is 100 ns.

Figure 1. Test Circuit





Figure 2. t_{ON}/t_{OFF} Waveforms



7.8 Typical Characteristics




Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated




Typical Characteristics (continued)





Typical Characteristics (continued)




Submit Documentation Feedback

Copyright © 2012-2014, Texas Instruments Incorporated




Typical Characteristics (continued)





7.9 Typical Switching Characteristics

 T_A = 25 °C, C_T = 1 nF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω , CH1 = V_{OUT} , CH2 = V_{ON}



Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated

Figure 31. Turn-off Response Time



Typical Switching Characteristics (continued)

Figure 30. Turn-off Response Time

 T_A = 25 °C, C_T = 1 nF, C_{IN} = 1 μ F, C_L = 0.1 μ F, R_L = 10 Ω , CH1 = V_{OUT} , CH2 = V_{ON} Tek Stop Tek Stop 20.0µs 50.0MS/s 10k points 100MS/s 10k points <mark>2</mark> ጊ 900m√ <mark>2</mark> ℃ 900mV 14 Jul 2012 12:33:00 14 Jul 2012 12:48:37 Max 3.128µ Max 3.413μ $V_{IN} = 2.5 \text{ V}$ $V_{IN} = 5.0 \text{ V}$ $V_{BIAS} = 2.5 V$ $C_{IN} = 1 \mu F$ $C_{IN} = 1 \mu F$ $V_{BIAS} = 5.0 V$ $C_L = 0.1 \, \mu F$ $C_L = 0.1 \mu F$ $R_L = 10 \ \Omega$ $R_L = 10 \Omega$




8 Detailed Description

8.1 Overview

The device is a single channel, 6-A load switch in an 8-terminal SON package. To reduce the voltage drop in high current rails, the device implements an ultra-low resistance N-channel MOSFET. The device has a programmable slew rate for applications that require specific rise-time.

The device has very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for any external components, which reduces solution size and bill of materials (BOM) count.

8.2 Functional Block Diagram



Copyright © 2012–2014, Texas Instruments Incorporated Product Folder Links: *TPS*22965



8.3 Feature Description

8.3.1 Adjustable Rise Time

A capacitor to GND on the CT terminal sets the slew rate. The voltage on the CT terminal can be as high as 12 V. Therefore, the minimum voltage rating for the CT cap should be 25 V for optimal performance. An approximate formula for the relationship between CT and slew rate when V_{BIAS} is set to 5 V is shown in Equation 1 below. This equation accounts for 10% to 90% measurement on V_{OUT} and does **NOT** apply for CT = 0 pF. Use table below to determine rise times for when CT = 0 pF.

$$SR = 0.39 \times CT + 13.4$$
 (1)

Where,

 $SR = slew rate (in \mu s/V)$

CT = the capacitance value on the CT terminal (in pF)

The units for the constant 13.4 are μ s/V. The units for the constant 0.39 are μ s/(V*pF).

Rise time can be calculated by multiplying the input voltage by the slew rate. The table below contains rise time values measured on a typical device. Rise times shown below are only valid for the power-up sequence where V_{IN} and V_{BIAS} are already in steady state condition before the ON terminal is asserted high.

RISE TIME (µs) 10% - 90%, C_L = 0.1 µF, C_{IN} = 1 µF, R_L = 10 Ω , V_{BIAS} = 5 VTYPICAL VALUES at 25°C with a 25V X7R 10% CERAMIC CAPACITOR on CT CT (pF) VIN = 5 V VIN = 3.3 V VIN = 1.8 V VIN = 1.5 V VIN = 1.2 V VIN = 1.05 V VIN = 0.8 V

Table 1. Rise Time vs CT Capacitor

8.3.2 Quick Output Discharge

The TPS22965 includes a Quick Output Discharge (QOD) feature. When the switch is disabled, a discharge resistor is connected between VOUT and GND. This resistor has a typical value of $225-\Omega$ and prevents the output from floating while the switch is disabled.

8.3.3 Low Power Consumption During Off State

The I_{SD} V_{IN} supply current is 0.01- μ A typical at 1.8-VIN. Typically, the downstream loads would have a significantly higher off-state leakage current. The load switch allows system standby power consumption to be reduced.

8.4 Device Functional Modes

Table 2. Functional Table

ON	VIN to VOUT	VOUT to GND
L	Off	On
Н	On	Off



9 Application and Implementation

9.1 Application Information

9.1.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic thresholds. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be driven either high or low for proper functionality.

9.1.2 Input Capacitor (Optional)


To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop during high current applications. When switching heavy loads, it is recommended to have an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

9.1.3 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_{L} is highly recommended. A C_{L} greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_{L} ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause slightly more V_{IN} dip upon turn-on due to inrush currents. This can be mitigated by increasing the capacitance on the CT pin for a longer rise time (see *Adjustable Rise Time* section below).

9.1.4 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \le V_{BIAS}$. The device will still be functional if $V_{IN} > V_{BIAS}$ but it will exhibit R_{ON} greater than what is listed in the *Electrical Characteristics* table. See Figure 32 for an example of a typical device. Notice the increasing R_{ON} as V_{IN} exceeds V_{BIAS} voltage. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .



 $T_A = 25 \, ^{\circ}C$ $I_{OUT} = -200 \, \text{mA}$

Figure 32. R_{ON} vs. V_{IN}



9.2 Typical Application

This application demonstrates how the TPS22965 can be used to power downstream modules.




Figure 33. Powering a Downstream Module

9.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	3.3 V
V_{BIAS}	5 V
C _L	22 μF
Maximum Acceptable Inrush Current	400 mA

9.2.2 Detailed Design Procedure

9.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to the set value (3.3-V in this example). This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current =
$$C \times dV/dt$$
 (2)

Where:

C = output capacitance

dV = output voltage

dt = rise time

The TPS22965 offers adjustable rise time for VOUT. This feature allows the user to control the inrush current during turn-on. The appropriate rise time can be calculated using the design requirements and the inrush current equation.


$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V/dt}$$
 (3)

$$dt = 181.5 \,\mu s$$
 (4)

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5 µs. See the oscilloscope captures below for an example of how the CT capacitor can be used to reduce inrush current.



9.2.3 Application Curves



Submit Documentation Feedback

Copyright © 2012–2014, Texas Instruments Incorporated



10 Power Supply Recommendations


The device is designed to operate from a VBIAS range of 2.5 V to 5.7 V and a VIN range of 0.8 V to VBIAS.

11 Layout

11.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal operation. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance. The CT trace should be as short as possible to avoid parasitic capacitance.

11.2 Layout Example



11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125° C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use the following equation as a guideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\Theta_{JA}}$$
(5)

Where:

 $P_{D(max)}$ = maximum allowable power dissipation

 $T_{J(max)}$ = maximum allowable junction temperature (125°C for the TPS22965)

 T_A = ambient temperature of the device

 Θ_{JA} = junction to air thermal impedance. See *Thermal Information* section. This parameter is highly dependent upon board layout.

Refer to the *Layout Example*, notice that the thermal vias are located under the exposed thermal pad of the device. This allows for thermal diffusion away from the device.



12 Device and Documentation Support

12.1 Trademarks

Ultrabook is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS22965

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

25-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22965DSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZSA0	Samples
TPS22965DSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZSA0	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

25-Jun-2014

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS22965:

Automotive: TPS22965-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Oct-2014

TAPE AND REEL INFORMATION





Α0	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22965DSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS22965DSGR	WSON	DSG	8	3000	180.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS22965DSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 27-Oct-2014




*All dimensions are nominal

7 till dillittorionono di o monimiai								
Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS22965DSGR	WSON	DSG	8	3000	210.0	185.0	35.0	
TPS22965DSGR	WSON	DSG	8	3000	205.0	200.0	33.0	
TPS22965DSGT	WSON	DSG	8	250	210.0	185.0	35.0	

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/G 08/13

NOTE: All linear dimensions are in millimeters



DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>