

TPS6281x-Q1 2.75-V to 6-V Adjustable-Frequency Step-Down Converter


1 Features

- AEC-Q100 qualified for automotive applications
 - Device temperature grade 1: -40°C to $+125^{\circ}\text{C}$ T_A
- Input voltage range: 2.75 V to 6 V
- Family of 1 A, 2 A, 3 A and 4 A
- Quiescent current 15- μA typical
- Output voltage from 0.6 V to 5.5 V
- Output voltage accuracy $\pm 1\%$ (PWM operation)
- Adjustable soft-start
- Forced PWM or PWM and PFM operation
- Adjustable switching frequency of 1.8 MHz to 4 MHz
- Precise ENABLE input allows
 - User-defined undervoltage lockout
 - Exact sequencing
- 100% duty cycle mode
- Active output discharge
- Spread spectrum clocking - optional
- Fold-back overcurrent protection - optional
- Power good output with window comparator
- Package with wettable flanks

2 Applications

- Infotainment head unit
- Hybrid and reconfigurable cluster
- Telematics control unit
- Surround view ECU
- ADAS sensor fusion
- External amplifier

Schematic



3 Description

The TPS6281x-Q1 is family of pin-to-pin 1-A, 2-A, 3-A and 4-A synchronous step-down DC/DC converters. All devices offer high efficiency and ease of use. The TPS6281x-Q1 family is based on a peak current mode control topology. TPS6281x-Q1 is designed for automotive applications such as Infotainment and advanced driver assistance systems. Low resistive switches allow up to 4-A continuous output current at high ambient temperature. The switching frequency is externally adjustable from 1.8 MHz to 4 MHz and can also be synchronized to an external clock in the same frequency range. In PWM/PFM mode, the TPS6281x-Q1 automatically enter Power Save Mode at light loads to maintain high efficiency across the whole load range. The TPS6281x-Q1 provide 1% output voltage accuracy in PWM mode which helps design a power supply with high output voltage accuracy. The SS/TR pin allows setting the start-up time or forming tracking of the output voltage to an external source. This allows external sequencing of different supply rails and limiting the inrush current during start-up.


The TPS6281x-Q1 is available in a 3-mm x 2-mm VQFN package with wettable flanks.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62810-Q1	VQFN	3 mm x 2 mm
TPS62811-Q1 (preview)	VQFN	3 mm x 2 mm
TPS62812-Q1 (preview)	VQFN	3 mm x 2 mm
TPS62813-Q1	VQFN	3 mm x 2 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Efficiency vs Output Current; $V_{OUT} = 3.3\text{ V}$; PWM/PFM; $f_s = 2.25\text{ MHz}$



D002



Table of Contents

1 Features	1	9.4 Device Functional Modes	14
2 Applications	1	10 Application and Implementation	17
3 Description	1	10.1 Application Information	17
4 Revision History	2	10.2 Typical Application	19
5 Device Comparison Table	3	10.3 System Examples	30
6 Pin Configuration and Functions	4	11 Power Supply Recommendations	33
7 Specifications	5	12 Layout	33
7.1 Absolute Maximum Ratings	5	12.1 Layout Guidelines	33
7.2 ESD Ratings	5	12.2 Layout Example	33
7.3 Recommended Operating Conditions	5	13 Device and Documentation Support	34
7.4 Thermal Information	5	13.1 Device Support	34
7.5 Electrical Characteristics	6	13.2 Documentation Support	34
7.6 Typical Characteristics	8	13.3 Related Links	34
8 Parameter Measurement Information	9	13.4 Receiving Notification of Documentation Updates	34
8.1 Schematic	9	13.5 Community Resources	34
9 Detailed Description	11	13.6 Trademarks	34
9.1 Overview	11	13.7 Electrostatic Discharge Caution	34
9.2 Functional Block Diagram	11	13.8 Glossary	35
9.3 Feature Description	12	14 Mechanical, Packaging, and Orderable Information	35

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (March 2019) to Revision B	Page
• Changed marketing status from Advance Information to initial release for the TPS62810-Q1 and TPS62813-Q1.	1
• Changed parameter name from R_{FSET} to R_{CF}	5
• Changed minimum value for UVLO threshold for falling input voltage	6
• Deleted high-side MOSFET leakage current at $T_J = 85^\circ\text{C}$	6
• Deleted low-side MOSFET leakage current at $T_J = 85^\circ\text{C}$	6
• Changed max value for high-side MOSFET current limit of TPS62810 and TPS62813	7
• Changed min / max value for high-side MOSFET current limit of TPS62812 and TPS62811	7
• Changed min / max value for switching frequency tolerance for $f_S = 1.8\text{ MHz}$ to 4 MHz	7
• Changed min / max value for feedback voltage accuracy with voltage tracking	7

Changes from Original (August 2018) to Revision A	Page
• Added planned device spins to Device Comparison Table	3
• Changed max inductance in Recommended Operating Conditions for the frequency range up to 3.5 MHz	5
• Changed max inductance in Recommended Operating Conditions for the frequency range above 3.5 MHz	5
• Deleted min/max value for Thermal Shutdown Temperature	6
• Changed max value for high-side MOSFET leakage current	6
• Changed max value for low-side MOSFET leakage current	6
• Added spec for SW leakage	7
• Changed load regulation from $0.025\%/V$ to $0.05\%/V$	7
• Changed equation for compensation setting 2	12
• Changed R_{CF} range for comp setting 2 in Table 3	13
• Changed R_{CF} range for comp setting 2 in Table 4	13
• Changed C_{FF} from 22 pF to 10 pF in Table 7 and all schematics	19


5 Device Comparison Table

DEVICE NUMBER	FEATURES	OUTPUT VOLTAGE
TPS62810QWRWYRQ1	4 A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	adjustable
TPS6281020QWRWYRQ1	4A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = ON	adjustable
TPS62811QWRWYRQ1 ⁽¹⁾	1 A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	adjustable
TPS6281120QWRWYRQ1 ⁽¹⁾	1A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = ON	adjustable
TPS628110AQWRWYRQ1 ⁽¹⁾	1A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	fixed 1.2V
TPS62812QWRWYRQ1 ⁽¹⁾	2 A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	adjustable
TPS6281220QWRWYRQ1 ⁽¹⁾	2A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = ON	adjustable
TPS6281206QWRWYRQ1 ⁽¹⁾	2A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	fixed 1.0V
TPS6281208QWRWYRQ1 ⁽¹⁾	2A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	fixed 1.1V
TPS62813QWRWYRQ1	3 A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = OFF	adjustable
TPS6281320QWRWYRQ1	3A output current Vout discharge fold-back current limit = OFF spread spectrum clocking = ON	adjustable

(1) Product Preview

6 Pin Configuration and Functions

RWY Package
 9 Pin (VQFN)
 Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	8	I	This is the enable pin of the device. Connect to logic low to disable the device. Pull high to enable the device. Do not leave this pin unconnected.
FB	5	I	Voltage feedback input, connect the resistive output voltage divider to this pin. For the fixed voltage versions, connect the FB pin directly to the output voltage.
GND	4		Ground pin
MODE/SYNG	1	I	The device runs in PFM/PWM mode when this pin is pulled low. If the pin is pulled high, the device runs in forced PWM mode. Do not leave this pin unconnected. The mode pin can also be used to synchronize the device to an external frequency. See the electrical characteristics for the detailed specification of the digital signal applied to this pin for external synchronization.
COMP/FSET	7	I	Device compensation and frequency set input. A resistor from this pin to GND defines the compensation of the control loop as well as the switching frequency if not externally synchronized. If the pin is tied to GND or VIN, the switching frequency is set to 2.25 MHz. Do not leave this pin unconnected.
PG	9	O	Open drain power good output. Low impedance when not "power good", high impedance when "power good". This pin can be left open or be tied to GND when not used.
SS/TR	6	I	Soft-Start / Tracking pin. A capacitor connected from this pin to GND defines the rise time for the internal reference voltage. The pin can also be used as an input for tracking and sequencing - see Soft Start / Tracking (SS/TR)
SW	3		This is the switch pin of the converter and is connected to the internal Power MOSFETs.
VIN	2		Power supply input. Connect the input capacitor as close as possible between pin VIN and GND.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Pin voltage range ⁽¹⁾	V _{IN}	-0.3	6.5	V
	SW	-0.3	V _{IN} +0.3	V
	SW (transient for less than 10 ns) ⁽²⁾	-3	10	V
	FB	-0.3	4	V
	PG, SS/TR, COMP/FSET	-0.3	V _{IN} +0.3	V
Pin voltage range ⁽¹⁾	EN, MODE/SYNC	-0.3	6.5	V
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) While switching

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±750	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Supply voltage range	2.75		6	V
V _{OUT}	Output voltage range	0.6		5.5	V
L	Effective inductance for a switching frequency of 1.8 MHz to 3.5 MHz	0.32	0.47	0.9	μH
L	Effective inductance for a switching frequency of 3.5 MHz to 4 MHz	0.25	0.33	0.9	μH
C _{OUT}	Effective output capacitance for 1A and 2A version ⁽¹⁾	15	22	470	μF
C _{OUT}	Effective output capacitance for 3A and 4A version ⁽¹⁾	27	47	470	μF
C _{IN}	Effective input capacitance ⁽¹⁾	5	10		μF
R _{CF}		4.5		100	kΩ
T _J	Operating junction temperature	-40		+150	°C

(1) The values given for the capacitors in the table are effective capacitance, which includes the DC bias effect. Due to the DC bias effect of ceramic capacitors, the effective capacitance is lower than the nominal value when a voltage is applied. Please check the manufacturer's DC bias curves for the effective capacitance vs DC voltage applied. Further restrictions may apply. Please see the feature description for COMP/FSET about the output capacitance vs compensation setting and output voltage.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS6281x-Q1	UNIT
		RWY	
		9 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	71.1	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	37.2	°C/W
R _{θJB}	Junction-to-board thermal resistance	16.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	0.9	°C/W
ψ _{JB}	Junction-to-board characterization parameter	16.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

over operating junction temperature ($T_J = -40\text{ }^\circ\text{C}$ to $+150\text{ }^\circ\text{C}$) and $V_{IN} = 2.75\text{ V}$ to 6 V . Typical values at $V_{IN} = 5\text{ V}$ and $T_J = 25\text{ }^\circ\text{C}$. (unless otherwise noted)



PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
I_Q	Operating Quiescent Current	EN = high, $I_{OUT} = 0\text{ mA}$, Device not switching, $T_J = 125\text{ }^\circ\text{C}$			21	μA
I_Q	Operating Quiescent Current	EN = high, $I_{OUT} = 0\text{ mA}$, Device not switching		15	30	μA
I_{SD}	Shutdown Current	EN = 0 V, at $T_J = 125\text{ }^\circ\text{C}$			18	μA
I_{SD}	Shutdown Current	EN = 0 V, Nominal value at $T_J = 25\text{ }^\circ\text{C}$, Max value at $T_J = 150\text{ }^\circ\text{C}$		1.5	26	μA
V_{UVLO}	Undervoltage Lockout Threshold	Rising Input Voltage	2.5	2.6	2.75	V
		Falling Input Voltage	2.25	2.5	2.6	V
T_{SD}	Thermal Shutdown Temperature	Rising Junction Temperature		170		$^\circ\text{C}$
	Thermal Shutdown Hysteresis			15		
CONTROL (EN, SS/TR, PG, MODE)						
V_{IH}	High Level Input Voltage for MODE Pin		1.1			V
V_{IL}	Low Level Input Voltage for MODE Pin				0.3	V
f_{SYNC}	Frequency Range on MODE Pin for Synchronization	requires a resistor from COMP/FSET to GND, see application section	1.8		4	MHz
	duty cycle of synchronization signal at MODE Pin		40%	50%	60%	
	Time to Lock to External Frequency			50		μs
V_{IH}	Input Threshold Voltage for EN pin; Rising Edge		1.06	1.1	1.15	V
V_{IL}	Input Threshold Voltage for EN pin; Falling Edge		0.96	1.0	1.05	V
I_{LKG}	Input Leakage Current for EN, MODE/SYNC	$V_{IH} = V_{IN}$ or $V_{IL} = \text{GND}$			150	nA
	resistance from COMP/FSET to GND for logic low	internal frequency setting with $f = 2.25\text{ MHz}$	0		2.5	k Ω
	voltage on COMP/FSET for logic high	internal frequency setting with $f = 2.25\text{ MHz}$		V_{IN}		V
V_{TH_PG}	UVP Power Good Threshold Voltage; dc Level	Rising ($\%V_{FB}$)	92%	95%	98%	
	UVP Power Good Threshold Voltage; dc Level	Falling ($\%V_{FB}$)	87%	90%	93%	
	OVP Power Good Threshold; dc Level	Rising ($\%V_{FB}$)	107%	110%	113%	
	OVP Power Good Threshold; dc Level	Falling ($\%V_{FB}$)	104%	107%	111%	
	power good de-glitch time	for a high level to low level transition on power good		40		μs
V_{OL_PG}	Power Good Output Low Voltage	$I_{PG} = 2\text{ mA}$		0.07	0.3	V
I_{LKG_PG}	Input Leakage Current (PG)	$V_{PG} = 5\text{ V}$			100	nA
$I_{SS/TR}$	SS/TR Pin Source Current		2.1	2.5	2.8	μA
	Tracking Gain	$V_{FB} / V_{SS/TR}$		1		
	Tracking Offset	feedback voltage with $V_{SS/TR} = 0\text{ V}$		17		mV
POWER SWITCH						
$R_{DS(ON)}$	High-Side MOSFET ON-Resistance	$V_{IN} \geq 5\text{ V}$		37	60	m Ω
$R_{DS(ON)}$	Low-Side MOSFET ON-Resistance	$V_{IN} \geq 5\text{ V}$		15	35	m Ω
	High-Side MOSFET leakage current	$V_{IN} = 6\text{ V}$; $V(SW) = 0\text{ V}$			30	μA
	Low-Side MOSFET leakage current	$V(SW) = 6\text{ V}$			55	μA

Electrical Characteristics (continued)

over operating junction temperature ($T_J = -40\text{ }^\circ\text{C}$ to $+150\text{ }^\circ\text{C}$) and $V_{IN} = 2.75\text{ V}$ to 6 V . Typical values at $V_{IN} = 5\text{ V}$ and $T_J = 25\text{ }^\circ\text{C}$. (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
	SW leakage	$V(SW) = 0.6\text{ V}$; current into SW pin		-0.025		30	μA
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62810; $V_{IN} = 3\text{ V}$ to 6 V		4.8	5.6	6.55	A
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62813; $V_{IN} = 3\text{ V}$ to 6 V		3.9	4.5	5.25	A
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62812; $V_{IN} = 3\text{ V}$ to 6 V		2.8	3.4	4.2	A
I_{LIMH}	High-Side MOSFET Current Limit	dc value, for TPS62811; $V_{IN} = 3\text{ V}$ to 6 V		2.0	2.6	3.25	A
I_{LIMNEG}	Negative Valley Current Limit	dc value			-1.8		A
f_S	PWM Switching Frequency Range			1.8	2.25	4	MHz
f_S	PWM Switching Frequency	with COMP/FSET tied to V_{IN} or GND		2.025	2.25	2.475	MHz
	PWM Switching Frequency Tolerance	using a resistor from COMP/FSET to GND, $f_S = 1.8\text{ MHz}$ to 4 MHz		-19%		18%	
$t_{on,min}$	Minimum on-time of HS FET	$T_J = -40\text{ }^\circ\text{C}$ to $125\text{ }^\circ\text{C}$, $V_{IN} = 3.3\text{ V}$			50	75	ns
$t_{on,min}$	Minimum on-time of LS FET	$V_{IN} = 3.3\text{ V}$			30		ns
OUTPUT							
V_{FB}	Feedback Voltage				0.6		V
I_{LKG_FB}	Input Leakage Current (FB)	$V_{FB} = 0.6\text{ V}$			1	70	nA
V_{FB}	Feedback Voltage Accuracy	$V_{IN} \geq V_{OUT} + 1\text{ V}$	PWM mode	-1%		1%	
		$V_{IN} \geq V_{OUT} + 1\text{ V}$; $V_{OUT} \geq 1.5\text{ V}$	PFM mode; $C_{o,eff} \geq 22\text{ }\mu\text{F}$, $L = 0.47\text{ }\mu\text{H}$	-1%		2%	
		$1\text{ V} \leq V_{OUT} < 1.5\text{ V}$	PFM mode; $C_{o,eff} \geq 47\text{ }\mu\text{F}$, $L = 0.47\text{ }\mu\text{H}$	-1%		2.5%	
V_{FB}	Feedback Voltage Accuracy with Voltage Tracking	$V_{IN} \geq V_{OUT} + 1\text{ V}$; $V_{SS/TR} = 0.3\text{ V}$	PWM mode	-1%		7%	
	Load Regulation	PWM mode operation			0.05		%/A
	Line Regulation	PWM mode operation, $I_{OUT} = 1\text{ A}$, $V_{IN} \geq V_{OUT} + 1\text{ V}$			0.02		%/V
	Output Discharge Resistance					50	Ω
t_{delay}	Start-up Delay Time	$I_{OUT} = 0\text{ mA}$, Time from EN=high to start switching; V_{IN} applied already		135	250	470	μs
t_{ramp}	Ramp time; SS/TR Pin Open	$I_{OUT} = 0\text{ mA}$, Time from first switching pulse until 95% of nominal output voltage; device not in current limit		100	150	200	μs

7.6 Typical Characteristics



8 Parameter Measurement Information

8.1 Schematic




Copyright © 2019, Texas Instruments Incorporated

Figure 3. Measurement Setup for TPS62810-Q1 and TPS62813-Q1

Table 1. List of Components

Reference	Description	Manufacturer ⁽¹⁾
IC	TPS62810-Q1 or TPS62813-Q1	Texas Instruments
L	0.47 μH inductor; XEL4030-471MEB	Coilcraft
C _{IN}	22 μF / 10 V; GCM31CR71A226KE02L	Murata
C _{OUT}	2 x 22 μF / 10 V; GCM31CR71A226KE02L + 1 x 10uF 6.3 V; GCM188D70J106ME36	Murata
C _{SS}	4.7 nF (equal to 1ms start-up ramp)	any
R _{CF}	8,06 kΩ	any
C _{FF}	10 pF	any
R ₁	Depending on V _{OUT}	any
R ₂	Depending on V _{OUT}	any
R ₃	100kΩ	any

(1) See the [Third-party Products Disclaimer](#)



Copyright © 2019, Texas Instruments Incorporated

Figure 4. Measurement Setup for TPS62812-Q1 and TPS62811-Q1

Table 2. List of Components

Reference	Description	Manufacturer ⁽¹⁾
IC	TPS62812-Q1 or TPS62811-Q1	Texas Instruments
L	0.56 μ H inductor; XEL4020-561MEB	Coilcraft
C _{IN}	22 μ F / 10 V; GCM31CR71A226KE02L	Murata
C _{OUT}	1 x 22 μ F / 10 V; GCM31CR71A226KE02L + 1 x 10 μ F 6.3 V; GCM188D70J106ME36	Murata
C _{SS}	4.7 nF (equal to 1ms start-up ramp)	any
R _{CF}	8,06 k Ω	any
C _{FF}	10 pF	any
R ₁	Depending on VOUT	any
R ₂	Depending on VOUT	any
R ₃	100k Ω	any

(1) See the [Third-party Products Disclaimer](#)


9 Detailed Description

9.1 Overview

The TPS6281x-Q1 synchronous switch mode DC/DC converters are based on a peak current mode control topology. The control loop is internally compensated. In order to optimize the bandwidth of the control loop to the wide range of output capacitance that can be used with TPS6281x-Q1, one of 3 internal compensation settings can be selected. See [COMP/FSET](#). The compensation setting is selected either by a resistor from COMP/FSET to GND, or by the logic state of this pin. The regulation network achieves fast and stable operation with small external components and low ESR ceramic output capacitors. The device can be operated without feed forward capacitor on the output voltage divider, however using a typically 10 pF feed forward capacitor improves transient response.

The devices support forced fixed frequency PWM operation with the MODE pin tied to a logic high level. The frequency is defined as either 2.25 MHz internally fixed when COMP/FSET is tied to GND or VIN or in a range of 1.8 MHz to 4 MHz defined by a resistor from COMP/FSET to GND. Alternatively, the devices can be synchronized to an external clock signal in a range from 1.8 MHz to 4 MHz, applied to the MODE pin with no need for additional passive components. External synchronization is only possible if a resistor from COMP/FSET to GND is used. If COMP/FSET is directly tied to GND or VIN, TPS6281x-Q1 can not be synchronized externally. An internal PLL allows to change from internal clock to external clock during operation. The synchronization to the external clock is done on a falling edge of the clock applied at MODE to the rising edge on the SW pin. This allows a roughly 180° phase shift when the SW pin is used to generate the synchronization signal for a second converter. When the MODE pin is set to a logic low level, the device operates in power save mode (PFM) at low output current and automatically transfers to fixed frequency PWM mode at higher output current. In PFM mode, the switching frequency decreases linearly based on the load to sustain high efficiency down to very low output current.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Precise Enable

The voltage applied at the Enable pin of the TPS6281x-Q1 is compared to a fixed threshold of 1.1 V for a rising voltage. This allows to drive the pin by a slowly changing voltage and enables the use of an external RC network to achieve a power-up delay.

The Precise Enable input allows provides a user programmable undervoltage lockout by adding a resistor divider to the input of the Enable pin.

The enable input threshold for a falling edge is typically 100 mV lower than the rising edge threshold. The TPS6281x-Q1 starts operation when the rising threshold is exceeded. For proper operation, the EN pin must be terminated and must not be left floating. Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically 1 μ A. In this mode, the internal high side and low side MOSFETs are turned off and the entire internal control circuitry is switched off.

9.3.2 COMP/FSET

This pin allows to set two different parameters independently:

- internal compensation settings for the control loop
- the switching frequency in PWM mode from 1.8 MHz to 4 MHz

A resistor from COMP/FSET to GND changes the compensation as well as the switching frequency. The change in compensation allows to adopt the device to different values of output capacitance. The resistor should be placed close to the pin to keep the parasitic capacitance on the pin to a minimum. The compensation setting is sampled at start-up of the converter, so a change in the resistor during operation only has an effect on the switching frequency but not on the compensation.

In order to save external components, the pin can also be directly tied to VIN or GND to set a pre-defined switching frequency / compensation. Do not leave the pin floating.

The switching frequency has to be selected based on the input voltage and the output voltage to meet the specifications for the minimum on-time and minimum off-time.

Example: $V_{IN} = 5\text{ V}$, $V_{OUT} = 1\text{ V}$ --> duty cycle (DC) = $1\text{ V} / 5\text{ V} = 0.2$

- with $t_{on} = DC \cdot T$ --> $t_{on,min} = 1/f_{s,max} \cdot DC$
- --> $f_{s,max} = 1/t_{on,min} \cdot DC = 1/0.075\ \mu\text{s} \cdot 0.2 = 2.67\text{ MHz}$

The compensation range has to be chosen based on the minimum capacitance used. The capacitance can be increased from the minimum value as given in [Table 3](#) and [Table 4](#), up to the maximum of 470 μ F in all of the 3 compensation ranges. If the capacitance of an output changes during operation, e.g. when load switches are used to connect or disconnect parts of the circuitry, the compensation has to be chosen for the minimum capacitance on the output. With large output capacitance, the compensation should be done based on that large capacitance to get the best load transient response. Compensating for large output capacitance but placing less capacitance on the output may lead to instability.

The switching frequency for the different compensation setting is determined by the following equations.

For compensation (comp) setting 1:

$$R_{CF}(k\Omega) = \frac{18\text{MHz} \cdot k\Omega}{f_s(\text{MHz})} \quad (1)$$

For compensation (comp) setting 2:

$$R_{CF}(k\Omega) = \frac{60\text{MHz} \cdot k\Omega}{f_s(\text{MHz})} \quad (2)$$

For compensation (comp) setting 3:

Feature Description (continued)

$$R_{CF}(k\Omega) = \frac{180MHz \cdot k\Omega}{f_s(MHz)} \quad (3)$$

Table 3. Switching Frequency and Compensation for TPS62810-Q1 (4 A) and TPS62813-Q1 (3 A)

Compensation	R _{CF}	Switching Frequency	Minimum Output Capacitance for V _{OUT} < 1 V	Minimum Output Capacitance for 1 V ≤ V _{OUT} < 3.3 V	Minimum Output Capacitance for V _{OUT} ≥ 3.3 V
for smallest output capacitance (comp setting 1)	10 kΩ ... 4.5 kΩ	1.8 MHz (10 kΩ) ... 4 MHz (4.5 kΩ) according to Equation 1	53 μF	32 μF	27 μF
for medium output capacitance (comp setting 2)	33 kΩ ... 15 kΩ	1.8 MHz (33 kΩ) ... 4 MHz (15 kΩ) according to Equation 2	100 μF	60 μF	50 μF
for large output capacitance (comp setting 3)	100 kΩ ... 45 kΩ	1.8 MHz (100 kΩ) ... 4 MHz (45 kΩ) according to Equation 3	200 μF	120 μF	100 μF
for smallest output capacitance (comp setting 1)	tied to GND	internally fixed 2.25 MHz	53 μF	32 μF	27 μF
for large output capacitance (comp setting 3)	tied to V _{IN}	internally fixed 2.25 MHz	200 μF	120 μF	100 μF

Table 4. Switching Frequency and Compensation for TPS62812-Q1 (2 A) and TPS62811-Q1 (1 A)

Compensation	R _{CF}	Switching Frequency	Minimum Output Capacitance for V _{OUT} < 1 V	Minimum Output Capacitance for 1 V ≤ V _{OUT} < 3.3 V	Minimum Output Capacitance for V _{OUT} ≥ 3.3 V
for smallest output capacitance (comp setting 1)	10 kΩ ... 4.5 kΩ	1.8 MHz (10 kΩ) ... 4 MHz (4.5 kΩ) according to Equation 1	30 μF	18 μF	15 μF
for medium output capacitance (comp setting 2)	33 kΩ ... 15 kΩ	1.8 MHz (33 kΩ) ... 4 MHz (15 kΩ) according to Equation 2	60 μF	36 μF	30 μF
for large output capacitance (comp setting 3)	100 kΩ ... 45 kΩ	1.8MHz (100 kΩ) ...4 MHz (45 kΩ) according to Equation 3	130 μF	80 μF	68 μF
for smallest output capacitance (comp setting 1)	tied to GND	internally fixed 2.25 MHz	30 μF	18 μF	15 μF
for large output capacitance (comp setting 3)	tied to V _{IN}	internally fixed 2.25 MHz	130 μF	80 μF	68 μF

Refer to [Output Capacitor](#) for further details on the output capacitance required depending on the output voltage.

A too high resistor value for R_{CF} is decoded as "tied to V_{IN}", a value below the lowest range as "tied to GND". The minimum output capacitance in [Table 3](#) and [Table 4](#) is for capacitors close to the output of the device. If the capacitance is distributed, a lower compensation setting may be required. All values are effective capacitance, so including all tolerances, aging, dc bias effect, etc.

9.3.3 MODE / SYNC

When MODE/SYNC is set low, the device operates in PWM or PFM mode depending on the output current. The MODE/SYNC pin allows to force PWM mode when set high. The pin also allows to apply an external clock in a frequency range from 1.8 MHz to 4 MHz for external synchronization. Similar to COMP/FSET, the specifications for the minimum on-time and minimum off-time has to be taken into account when setting the external frequency. For use with external synchronization on the MODE/SYNC pin, the internal switching frequency should be set by R_{CF} to a similar value than the externally applied clock. This ensures a fast settling to the external clock and, if the external clock fails, the switching frequency stays in the same range and the compensation settings are still valid. When there is no resistor from COMP/FSET to GND but the pin is pulled high or low, external synchronization is not possible.

9.3.4 Spread Spectrum Clocking (SSC)

For device versions with SSC enabled, the switching frequency is randomly changed in PWM mode when the internal clock is used. The frequency variation is typically between the nominal switching frequency and up to 288kHz above the nominal switching frequency. When the device is externally synchronized by applying a clock signal to the MODE/SYNC pin, TPS6281x-Q1 follows the external clock and the internal spread spectrum block is turned off. SSC is also disabled during soft-start.

9.3.5 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents mis-operation of the device by switching off both the power FETs. The device is fully operational for voltages above the rising UVLO threshold and turns off if the input voltage trips below the threshold for a falling supply voltage.

9.3.6 Power Good Output (PG)

Power good is an open drain output driven by a window comparator. PG is held low when the device is disabled, in undervoltage lockout and thermal shutdown. When the output voltage is in regulation hence, within the window defined in the electrical characteristics, the output is high impedance.

Table 5. PG Status

EN	Device Status	PG State
X	$V_{IN} < 2\text{ V}$	undefined
low	$V_{IN} \geq 2\text{ V}$	low
high	$2\text{ V} \leq V_{IN} \leq \text{UVLO}$ OR in thermal shutdown OR V_{OUT} not in regulation	low
high	V_{OUT} in regulation	high impedance

9.3.7 Thermal Shutdown

The junction temperature (T_J) of the device is monitored by an internal temperature sensor. If T_J exceeds 170 °C (typ), the device goes into thermal shutdown. Both the high-side and low-side power FETs are turned off and PG goes low. When T_J decreases by the hysteresis amount of typically 15 °C, the converter resumes normal operation, beginning with Soft-Start. During a PFM pause, the thermal shutdown is not active. After a PFM pause, the device needs up to 9 μs to detect a too high junction temperature. If the PFM burst is shorter than this delay, the device will not detect a too high junction temperature.

9.4 Device Functional Modes

9.4.1 Pulse Width Modulation (PWM) Operation

TPS6281x-Q1 has two operating modes: Forced PWM mode is discussed in this section and PWM/PFM as discussed in [Power Save Mode Operation \(PWM/PFM\)](#)

With the MODE/SYNC pin set to high, TPS6281x-Q1 operates with pulse width modulation in continuous conduction mode (CCM). The switching frequency is either defined by a resistor from the COMP pin to GND or by an external clock signal applied to the MODE/SYNC pin. With an external clock applied to MODE/SYNC, TPS6281x-Q1 follows the frequency applied to the pin. In order to maintain regulation, the frequency needs to be in a range TPS6281x-Q1 can operate at, taking the minimum on-time into account.

9.4.2 Power Save Mode Operation (PWM/PFM)

When the MODE/SYNC pin is low, power save mode is allowed. The device operates in PWM mode as long as the output current is higher than half of the inductor's ripple current. To maintain high efficiency at light loads, the device enters power save mode at the boundary to discontinuous conduction mode (DCM). This happens if the output current becomes smaller than half of the inductor's ripple current.

In power save mode the switching frequency decreases linearly with the load current maintaining high efficiency.

Device Functional Modes (continued)

9.4.3 100% Duty-Cycle Operation

The duty cycle of a buck converter operated in PWM mode is given as $D=V_{OUT}/V_{IN}$. The duty cycle increases as the input voltage comes close to the output voltage and the off-time gets smaller. When the minimum off-time of typically 30 ns is reached, TPS6281x-Q1 skips switching cycles while it approaches 100% mode. In 100% mode, it keeps the high-side switch on continuously. The high side switch stays turned on as long as the output voltage is below the target. In 100% mode, the low side switch is turned off. The maximum dropout voltage in 100% mode is the product of the on-resistance of the high side switch plus the series resistance of the inductor and the load current.

9.4.4 Current Limit and Short Circuit Protection

The TPS6281x-Q1 is protected against overload and short circuit events. If the inductor current exceeds the current limit I_{LIMH} , the high side switch is turned off and the low side switch is turned on to ramp down the inductor current. The high side switch turns on again only if the current in the low side switch has decreased below the low side current limit. Due to internal propagation delay, the actual current can exceed the static current limit. The dynamic current limit is given as:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_L}{L} \cdot t_{PD} \quad (4)$$

where:

I_{LIMH} is the static current limit as specified in the electrical characteristics

L is the effective inductance at the peak current

V_L is the voltage across the inductor ($V_{IN} - V_{OUT}$) and

t_{PD} is the internal propagation delay of typically 50 ns.

The current limit can exceed static values, especially if the input voltage is high and very small inductances are used. The dynamic high side switch peak current can be calculated as follows:

$$I_{peak(typ)} = I_{LIMH} + \frac{V_{IN} - V_{OUT}}{L} \cdot 50ns \quad (5)$$

9.4.5 Fold-back Current Limit and Short Circuit Protection

This is valid for devices where fold-back current limit is enabled.

When the device detects current limit for more than 1024 subsequent switching cycles, it reduces the current limit from its nominal value to typically 1.8 A. Fold-back current limit is left when the current limit indication goes away. For the case that device operation continues in current limit, it would, after 3072 switching cycles try again full current limit for again 1024 switching cycles.

9.4.6 Output Discharge

The purpose of the discharge function is to ensure a defined down-ramp of the output voltage when the device is being disabled but also to keep the output voltage close to 0 V when the device is off. The output discharge feature is only active once TPS6281x-Q1 has been enabled at least once since the supply voltage was applied. The discharge function is enabled as soon as the device is disabled, in thermal shutdown or in undervoltage lockout. The minimum supply voltage required for the discharge function to remain active typically is 2 V. Output discharge is not activated during a current limit or fold-back current limit event.

9.4.7 Soft Start / Tracking (SS/TR)

The internal Soft-Start circuitry controls the output voltage slope during startup. This avoids excessive inrush current and ensures a controlled output voltage rise time. It also prevents unwanted voltage drops from high impedance power sources or batteries. When EN is set high to start operation, the device starts switching after a delay of about 200 μ s then the internal reference and hence V_{OUT} rises with a slope controlled by an external capacitor connected to the SS/TR pin.

Leaving the SS/TR pin un-connected provides the fastest startup ramp with 150 μ s typically. A capacitor connected from SS/TR to GND is charged with 2.5 μ A by an internal current source during soft start until it reaches the reference voltage of 0.6 V. The capacitance required to set a certain ramp-time (t_{ramp}) therefore is:

Device Functional Modes (continued)

$$C_{SS} [nF] = \frac{2.5 \mu A \cdot t_{ramp} [ms]}{0.6V} \quad (6)$$

If the device is set to shutdown (EN = GND), undervoltage lockout or thermal shutdown, an internal resistor pulls the SS/TR pin to GND to ensure a proper low level. Returning from those states causes a new startup sequence.

A voltage applied at SS/TR can be used to track a master voltage. The output voltage follows this voltage in both directions up and down in forced PWM mode. In PFM mode, the output voltage decreases based on the load current. The SS/TR pin must not be connected to the SS/TR pin of other devices. An external voltage applied on SS/TR is internally clamped to the feedback voltage (0.6 V). It is recommended to set the target for the external voltage on SS/TR slightly above the feedback voltage. Given the tolerances of the resistor divider R₅ and R₆ on SS/TR, this makes sure the device "switches" to the internal reference voltage when the power-up sequencing is finished. See [Figure 62](#).

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Programming the Output Voltage

The output voltage of the TPS6281x-Q1 is adjustable. It can be programmed for output voltages from 0.6 V to 5.5 V, using a resistor divider from V_{OUT} to GND. The voltage at the FB pin is regulated to 600 mV. The value of the output voltage is set by the selection of the resistor divider from [Equation 7](#). It is recommended to choose resistor values which allow a current of at least 2 μA, meaning the value of R₂ should not exceed 400 kΩ. Lower resistor values are recommended for highest accuracy and most robust design.

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (7)$$

10.1.2 External Component Selection

10.1.3 Inductor Selection

The TPS6281x-Q1 is designed for a nominal 0.47-μH inductor with a switching frequency of typically 2.25 MHz. Larger values can be used to achieve a lower inductor current ripple but they may have a negative impact on efficiency and transient response. Smaller values than 0.47 μH will cause a larger inductor current ripple which causes larger negative inductor current in forced PWM mode at low or no output current. For a higher or lower nominal switching frequency, the inductance should be changed accordingly. Please see the Recommended Operating Conditions for details.

The inductor selection is affected by several effects like inductor ripple current, output ripple voltage, PWM-to-PFM transition point and efficiency. In addition, the inductor selected has to be rated for appropriate saturation current and DC resistance (DCR). [Equation 8](#) calculates the maximum inductor current.

$$I_{L(max)} = I_{OUT(max)} + \frac{\Delta I_{L(max)}}{2} \quad (8)$$

$$\Delta I_{L(max)} = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}} \right)}{L \min} \cdot \frac{1}{f_{SW}} \quad (9)$$

where:

- I_{L(max)} is the maximum inductor current
- ΔI_{L(max)} is the Peak to Peak Inductor Ripple Current
- L_{min} is the minimum inductance at the operating point

Table 6. Typical Inductors

TYPE	INDUCTANCE [μH]	CURRENT [A] ⁽¹⁾	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [LxBxH] mm	MANUFACTURER ⁽²⁾
XFL4015-471ME	0.47 μH, ±20%	3.5	TPS62813-Q1 / 12-Q1	2.25 MHz	4 x 4 x 1.6	Coilcraft
XEL4020-561ME	0.56 μH, ±20%	9.9	TPS62810-Q1 / 13-Q1 / 12-Q1	2.25 MHz	4 x 4 x 2.1	Coilcraft

(1) Lower of I_{RMS} at 20 °C rise or I_{SAT} at 20% drop.

(2) See the [Third-party Products Disclaimer](#)

Application Information (continued)

Table 6. Typical Inductors (continued)

TYPE	INDUCTANCE [μH]	CURRENT [A] ⁽¹⁾	FOR DEVICE	NOMINAL SWITCHING FREQUENCY	DIMENSIONS [LxBxH] mm	MANUFACTURER ⁽²⁾
XEL4030-471ME	0.47 μH, ±20%	12.3	TPS62810-Q1 / 13-Q1 / 12-Q1	2.25 MHz	4 x 4 x 3.1	Coilcraft
XEL3515-561ME	0.56 μH, ±20%	4.5	TPS62813-Q1 / 12-Q1	2.25 MHz	3.5 x 3.2 x 1.5	Coilcraft
XFL3012-331MEB	0.33 μH, ±20%	2.6	TPS62811-Q1 / 12-Q1	≥ 3.5 MHz	3 x 3 x 1.3	Coilcraft
XPL2010-681ML	0.68 μH, ±20%	1.5	TPS62811-Q1	2.25 MHz	2 x 1.9 x 1	Coilcraft
DFE252012PD-R47M	0.47 μH, ±20%	see data sheet	TPS62813-Q1 / 12-Q1 / 11-Q1	2.25 MHz	2.5 x 2 x 1.2	Murata

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. A margin of about 20% is recommended to add. A larger inductor value is also useful to get lower ripple current, but increases the transient response time and size as well.

10.1.4 Capacitor Selection

10.1.4.1 Input Capacitor

For most applications, 22 μF nominal is sufficient and is recommended. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A low ESR multilayer ceramic capacitor (MLCC) is recommended for best filtering and should be placed between VIN and GND as close as possible to those pins.


10.1.4.2 Output Capacitor

The architecture of the TPS6281x-Q1 allows the use of tiny ceramic output capacitors with low equivalent series resistance (ESR). These capacitors provide low output voltage ripple and are recommended. To keep its low resistance up to high frequencies and to get narrow capacitance variation with temperature, it is recommended to use dielectric X7R, X7T or equivalent. Using a higher value has advantages like smaller voltage ripple and a tighter DC output accuracy in power save mode. By changing the device compensation with a resistor from COMP/FSET to GND, the device can be compensated in 3 steps based on the minimum capacitance used on the output. The maximum capacitance is 470 μF in any of the compensation settings.

The minimum capacitance required on the output depends on the compensation setting as well as on the current rating of the device. TPS62810-Q1 and TPS62813-Q1 require a minimum output capacitance of 27 μF while the lower current versions TPS62812-Q1 and TPS62811-Q1 require 15 μF at minimum. The required output capacitance also changes with the output voltage.

For output voltages below 1 V, the minimum increases linearly from 32 μF at 1 V to 53 μF at 0.6 V for TPS62810-Q1, TPS62813-Q1 with the compensation setting for smallest output capacitance. Other compensation ranges and/or ranges for TPS62811-Q1 and TPS62812-Q1 are equivalent. See [Table 3](#) and [Table 4](#) for details.

10.2 Typical Application



Copyright © 2019, Texas Instruments Incorporated

Figure 5. Typical Application

10.2.1 Design Requirements

The design guidelines provide a component selection to operate the device within the recommended operating conditions.

10.2.2 Detailed Design Procedure

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{V_{FB}} - 1 \right) \quad (10)$$

With $V_{FB} = 0.6 \text{ V}$:

Table 7. Setting the Output Voltage

Nominal Output Voltage V_{OUT}	R_1	R_2	C_{FF}	Exact Output Voltage
0.8 V	16.9 k Ω	51 k Ω	10 pF	0.7988 V
1.0 V	20 k Ω	30 k Ω	10 pF	1.0 V
1.1 V	39.2 k Ω	47 k Ω	10 pF	1.101 V
1.2 V	68 k Ω	68 k Ω	10 pF	1.2 V
1.5 V	76.8 k Ω	51 k Ω	10 pF	1.5 V
1.8 V	80.6 k Ω	40.2 k Ω	10 pF	1.803 V
2.5 V	47.5 k Ω	15 k Ω	10 pF	2.5 V
3.3 V	88.7 k Ω	19.6 k Ω	10 pF	3.315 V

10.2.3 Application Curves

All plots have been taken with a nominal switching frequency of 2.25 MHz when set to PWM mode, unless otherwise noted. The BOM is according to [Table 1](#)




Figure 6. Efficiency vs Output Current




Figure 7. Efficiency vs Output Current




Figure 8. Efficiency vs Output Current




Figure 9. Efficiency vs Output Current




Figure 10. Efficiency vs Output Current




Figure 11. Efficiency vs Output Current




Figure 12. Efficiency vs Output Current




Figure 13. Efficiency vs Output Current




Figure 14. Efficiency vs Output Current




Figure 15. Efficiency vs Output Current




Figure 16. Output Voltage vs Output Current










Figure 17. Output Voltage vs Output Current






Figure 24. Output Voltage vs Output Current




Figure 25. Output Voltage vs Output Current




Figure 26. Load Transient Response




Figure 27. Load Transient Response




Figure 28. Load Transient Response






Figure 29. Load Transient Response




$V_{OUT} = 1.2\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

Figure 30. Load Transient Response




$V_{OUT} = 1.2\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

Figure 31. Load Transient Response




$V_{OUT} = 1.0\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

Figure 32. Load Transient Response




$V_{OUT} = 1.0\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $V_{IN} = 5.0\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

Figure 33. Load Transient Response




$V_{OUT} = 0.6\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $V_{IN} = 3.3\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

Figure 34. Load Transient Response




$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $V_{IN} = 3.3\text{ V}$ $I_{OUT} = 0.4\text{ A to } 3.6\text{ A to } 0.4\text{ A}$

Figure 35. Load Transient Response




$V_{OUT} = 3.3\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 36. Line Transient Response




$V_{OUT} = 3.3\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 37. Line Transient Response




$V_{OUT} = 1.8\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 38. Line Transient Response




$V_{OUT} = 1.8\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 39. Line Transient Response




$V_{OUT} = 1.2\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 40. Line Transient Response




$V_{OUT} = 1.2\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 41. Line Transient Response




$V_{OUT} = 1.0\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 42. Line Transient Response




$V_{OUT} = 1.0\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 4.5\text{ V to } 5.5\text{ V to } 4.5\text{ V}$

Figure 43. Line Transient Response




$V_{OUT} = 0.6\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 3.0\text{ V to } 3.6\text{ V to } 3.0\text{ V}$

Figure 44. Line Transient Response




$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 3.0\text{ V to } 3.6\text{ V to } 3.0\text{ V}$

Figure 45. Line Transient Response




$V_{OUT} = 3.3\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 46. Output Voltage Ripple




$V_{OUT} = 3.3\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 47. Output Voltage Ripple




$V_{OUT} = 1.8\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 48. Output Voltage Ripple




$V_{OUT} = 1.8\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 49. Output Voltage Ripple




$V_{OUT} = 1.2\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 50. Output Voltage Ripple




$V_{OUT} = 1.2\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 51. Output Voltage Ripple




$V_{OUT} = 1.0\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 52. Output Voltage Ripple




$V_{OUT} = 1.0\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5.0\text{ V}$ BW = 20 MHz

Figure 53. Output Voltage Ripple




$V_{OUT} = 0.6\text{ V}$ PFM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 0.5\text{ A}$ $V_{IN} = 3.3\text{ V}$ BW = 20 MHz

Figure 54. Output Voltage Ripple




$V_{OUT} = 0.6\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 3.3\text{ V}$ BW = 20 MHz

Figure 55. Output Voltage Ripple






$V_{OUT} = 3.3\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5\text{ V}$ $C_{SS} = 4.7\text{ nF}$

Figure 56. Start-Up Timing



$V_{OUT} = 1.8\text{ V}$ PWM $T_A = 25\text{ }^\circ\text{C}$
 $I_{OUT} = 4\text{ A}$ $V_{IN} = 5\text{ V}$ $C_{SS} = 4.7\text{ nF}$


Figure 57. Output Voltage Ripple



10.3 System Examples

10.3.1 Fixed Output Voltage Versions (PREVIEW)

Versions with an internally fixed output voltage allow to remove the external feedback voltage divider. This not only allows to reduce the total solution size but also provides higher accuracy as there is no additional error caused by the external resistor divider. The FB pin needs to be tied to the output voltage directly as shown in Figure 61. Independent of that, the application shown, runs with an internally defined switching frequency of 2.25 MHz by connecting COMP/FSET to GND.



Copyright © 2019, Texas Instruments Incorporated

Figure 61. Schematic for Fixed Output Voltage Versions

10.3.2 Voltage Tracking

TPS6281x-Q1 follows the voltage applied to the SS/TR pin. A voltage ramp on SS/TR to 0.6 V ramps the output voltage according to the 0.6 V feedback voltage.

Tracking the 3.3 V of device 1 such that both rails reach their target voltage at the same time, requires a resistor divider on SS/TR of device 2 equal to the output voltage divider of device 1. The output current of 2.5 µA on the SS/TR pin causes an offset voltage on the resistor divider formed by R₅ and R₆. The equivalent resistance of R₅ // R₆ should therefore be kept below 15 kΩ. The current from SS/TR causes a slightly higher voltage across R₆ than 0.6 V, which is desired because device 2 switches to its internal reference as soon as the voltage at SS/TR is higher than 0.6V.

In case both devices need to run in forced PWM mode, it is recommended to tie the MODE pin of device 2 to the output voltage or the power good signal of device 1, the master device. TPS6281x-Q1 do have a duty cycle limitation defined by the minimum on-time. For tracking down to low output voltages, device 2 can not follow once the minimum duty cycle is reached. Enabling PFM mode while tracking is in progress, allows to ramp down the output voltage close to 0 V.

System Examples (continued)




Figure 62. Schematic for Output Voltage Tracking





Figure 63. Scope Plot for Output Voltage Tracking

10.3.3 Synchronizing to an external Clock

TPS6281x-Q1 can be externally synchronized by applying an external clock on the MODE/SYNC pin. There is no need for any additional circuitry as long as the input signal meets the requirements given in the electrical specifications. The clock can be applied / removed during operation, allowing to switch from an externally defined fixed frequency to power-save mode or to internal fixed frequency operation. The value of the R_{CF} resistor should be chosen such that the internally defined frequency and the externally applied frequency are close to each other. This ensures a smooth transition from internal to external frequency and vice versa.

System Examples (continued)



Copyright © 2019, Texas Instruments Incorporated

Figure 64. Schematic using External Synchronization




Figure 65. Switching from External Synchronization to Power-Save Mode (PFM)




Figure 66. Switching from External Synchronization to Internal Fixed Frequency

11 Power Supply Recommendations

The TPS6281x-Q1 device family has not special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS6281x-Q1.

12 Layout

12.1 Layout Guidelines

A proper layout is critical for the operation of a switched mode power supply, even more at high switching frequencies. Therefore the PCB layout of the TPS6281x-Q1 demands careful attention to ensure operation and to get the performance specified. A poor layout can lead to issues like poor regulation (both line and load), stability and accuracy weaknesses, increased EMI radiation and noise sensitivity.

See [Layout Example](#) for the recommended layout of the TPS6281x-Q1, which is designed for common external ground connections. The input capacitor should be placed as close as possible between the VIN and GND pin.

Provide low inductive and resistive paths for loops with high di/dt. Therefore paths conducting the switched load current should be as short and wide as possible. Provide low capacitive paths (with respect to all other nodes) for wires with high dv/dt. Therefore, the input and output capacitance should be placed as close as possible to the IC pins and parallel wiring over long distances as well as narrow traces should be avoided. Loops which conduct an alternating current should outline an area as small as possible, as this area is proportional to the energy radiated.

Sensitive nodes like FB need to be connected with short wires and not nearby high dv/dt signals (for example SW). As they carry information about the output voltage, they should be connected as close as possible to the actual output voltage (at the output capacitor). The capacitor on the SS/TR pin as well as the FB resistors, R₁ and R₂, should be kept close to the IC and connect directly to those pins and the system ground plane.

The package uses the pins for power dissipation. Thermal vias on the VIN and GND pins help to spread the heat into the pcb.

The recommended layout is implemented on the EVM and shown in its User's Guide, [TPS62810EVM-015 Evaluation Module, SLVUBG0](#).

12.2 Layout Example




Figure 67. Example Layout

13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Documentation Support

13.2.1 Related Documentation

For related documentation see the following:

- [TPS62810EVM-015 Evaluation Module, SLVUBG0](#)

13.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 8. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS62810-Q1	Click here	Click here	Click here	Click here	Click here
TPS62811-Q1	Click here	Click here	Click here	Click here	Click here
TPS62812-Q1	Click here	Click here	Click here	Click here	Click here
TPS62813-Q1	Click here	Click here	Click here	Click here	Click here

13.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.6 Trademarks

E2E is a trademark of Texas Instruments.
 All other trademarks are the property of their respective owners.

13.7 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.8 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information


The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



RWY0009A

PACKAGE OUTLINE
VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.

EXAMPLE BOARD LAYOUT

RWY0009A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)


- This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RWY0009A

VQFN-HR - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.1 mm THICK STENCIL
 PADS 1, 5, 7 & 8:
 90% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 SCALE: 25X

4224015/B 01/2018

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS6281020QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	81020Q	Samples
TPS62810QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	810Q	Samples
TPS628110AQWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	TBD	Call TI	Call TI	-40 to 125		
TPS6281120QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	81120Q	
TPS62811QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	811Q	
TPS6281206QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	TBD	Call TI	Call TI	-40 to 125		
TPS6281208QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	81208Q	
TPS6281220QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	81220Q	
TPS62812QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	812Q	
TPS6281320QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	81320Q	Samples
TPS62813QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	Pb-Free (RoHS Exempt)	CU SN	Level-2-260C-1 YEAR	-40 to 125	813Q	Samples
XPS62810QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	TBD	Call TI	Call TI	-40 to 125		Samples
XPS62811QWRWYRQ1	PREVIEW	VQFN-HR	RWY	9	3000	TBD	Call TI	Call TI	-40 to 125		
XPS62812QWRWYRQ1	ACTIVE	VQFN-HR	RWY	9	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS6281020QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS62810QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS6281320QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1
TPS62813QWRWYRQ1	VQFN-HR	RWY	9	3000	180.0	12.4	2.25	3.25	1.15	4.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS6281020QWRWYRQ1	VQFN-HR	RWY	9	3000	195.0	200.0	45.0
TPS62810QWRWYRQ1	VQFN-HR	RWY	9	3000	195.0	200.0	45.0
TPS6281320QWRWYRQ1	VQFN-HR	RWY	9	3000	195.0	200.0	45.0
TPS62813QWRWYRQ1	VQFN-HR	RWY	9	3000	195.0	200.0	45.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated