## BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY 4, 8, AND 16 MBIT

### 28F004S5, 28F008S5, 28F016S5

Includes Commercial and Extended Temperature Specifications

- SmartVoltage Technology
  - Smart 5 Flash: 5V V<sub>CC</sub> and 5V or 12V V<sub>PP</sub>
- High-Performance
  - 4, 8 Mbit: 85 ns Read Access Time
     16 Mbit: 95 ns Read Access Time
- Enhanced Data Protection Features
- Absolute Protection with V<sub>PP</sub> = GND
   Flexible Block Locking
  - Block Write Lockout during Power Transitions
- Enhanced Automated Suspend Options
  - Program Suspend to Read
  - Block Erase Suspend to Program
  - Block Erase Suspend to Read
- Industry-Standard Packaging
   40-Lead TSOP, 44-Lead PSOP

- High-Density 64-Kbyte Symmetrical Erase Block Architecture
  - 4 Mbit: Eight Blocks
  - 8 Mbit: Sixteen Blocks
  - 16 Mbit: Thirty-Two Blocks
- Extended Cycling Capability
   100,000 Block Erase Cycles
- Low Power Management
  - Deep Power-Down Mode
  - Automatic Power Savings Mode Decreases Icc in Static Mode
- Automated Program and Block Erase
   Command User Interface
  - Status Register
- SRAM-Compatible Write Interface
- ETOX<sup>™</sup> V Nonvolatile Flash Technology

Intel's byte-wide Smart 5 FlashFile<sup>™</sup> memory family renders a variety of density offerings in the same package. The 4-, 8-, and 16-Mbit byte-wide FlashFile memories provide high-density, low-cost, nonvolatile, read/write storage solutions for a wide range of applications. Their symmetrically-blocked architecture, flexible voltage, and extended cycling provide highly flexible components suitable for resident flash arrays, SIMMs, and memory cards. Enhanced suspend capabilities provide an ideal solution for code or data storage applications. For secure code storage applications, such as networking, where code is either directly executed out of flash or downloaded to DRAM, the 4-, 8-, and 16-Mbit FlashFile memories offer three levels of protection: absolute protection with V<sub>PP</sub> at GND, selective hardware block locking, or flexible software block locking. These alternatives give designers ultimate control of their code security needs.

This family of products is manufactured on Intel's 0.4 µm ETOX<sup>™</sup> V process technology. They come in industry-standard packages: the 40-lead TSOP, ideal for board-constrained applications, and the rugged 44-lead PSOP. Based on the 28F008SA architecture, the byte-wide Smart 5 FlashFile memory family enables quick and easy upgrades for designs that demand state-of-the-art technology.

June 1997

Order Number: 290597-003

Information in this document is provided in connection with Intel products. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

The 28F004S5, 28F008S5, 28F016S5 may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation P.O. Box 7641 Mt. Prospect, IL 60056-7641

or call 1-800-879-4683 or visit Intel's Website at http://www.intel.com

COPYRIGHT © INTEL CORPORATION, 1997

CG-041493

\*Third-party brands and names are the property of their respective owners

## CONTENTS

### PAGE

1.0 INTRODUCTION5
1.1 New Features5
1.2 Product Overview5
1.3 Pinout and Pin Description6
2.0 PRINCIPLES OF OPERATION
2.1 Data Protection10
3.0 BUS OPERATION10
3.1 Read10
3.2 Output Disable10
3.3 Standby10
3.4 Deep Power-Down10
3.5 Read Identifier Codes Operation11
3.6 Write11
4.0 COMMAND DEFINITIONS11
4.1 Read Array Command14
4.2 Read Identifier Codes Command14
4.3 Read Status Register Command14
4.4 Clear Status Register Command14
4.5 Block Erase Command14
4.6 Program Command15
4.7 Block Erase Suspend Command15
4.8 Program Suspend Command16
4.9 Set Block and Master Lock-Bit Commands 16
4.10 Clear Block Lock-Bits Command17
5.0 DESIGN CONSIDERATIONS25
5.1 Three-Line Output Control25
5.2 RY/BY# Hardware Detection25
5.3 Power Supply Decoupling25
5.4 VPP Trace on Printed Circuit Boards25
5.5 V <sub>CC</sub> , V <sub>PP</sub> , RP# Transitions25
5.6 Power-Up/Down Protection25

	PAGE
6.0 ELECTRICAL SPECIFICATIONS	26
6.1 Absolute Maximum Ratings	26
6.2 Commercial Temperature Operating Conditions	26
6.2.1 Capacitance	26
6.2.2 AC Input/Output Test Conditions	27
6.2.3 Commercial Temperature DC Characteristics	28
6.2.4 Commercial Temperature AC Characteristics - Read-Only Operations	30
6.2.5 Commercial Temperature Reset Operations	31
6.2.6 Commercial Temperature AC Characteristics - Write Opera	ations 32
6.2.7 Commercial Temperature Block I Program, and Lock-Bit Configura Performance	ation
6.3 Extended Temperature Operating Conditions	35
6.3.1 Extended Temperature DC Characteristics	35
6.3.2 Extended Temperature AC Characteristics - Read-Only Operations	35
APPENDIX A. Ordering Information .	36
APPENDIX B. Additional Information	n37



Number	Description
-001	Original version
-002	Table 3 revised to reflect change in abbreviations from "W" for write to "P" for program. Ordering information graphic (Appendix A) corrected: from PB = Ext. Temp. 44-Lead PSOP to <b>TB</b> = Ext. Temp. 44-Lead PSOP Updated Ordering Information and table Correction to table, Section 6.2.3. Under I <sub>LO</sub> Test Conditions, previously read V <sub>IN</sub> = V <sub>CC</sub> or GND, corrected to V <sub>OUT</sub> = V <sub>CC</sub> or GND Section 6.2.7, modified Program and Block Erase Suspend Latency Times
-003	Updated disclaimer

### **REVISION HISTORY**

### PRODUCT PREVIEW

### **1.0 INTRODUCTION**

This datasheet contains 4-, 8-, and 16-Mbit Smart 5 FlashFile memory specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications for commercial and extended temperature product offerings. The byte-wide Smart 5 FlashFile memory family documentation also includes application notes and design tools which are referenced in Appendix B.

### 1.1 New Features

The byte-wide Smart 5 FlashFile memory family maintains backwards-compatibility with Intel's 28F008SA. Key enhancements include:

- SmartVoltage Technology
- Enhanced Suspend Capabilities
- In-System Block Locking

They share a compatible status register, software commands, and pinouts. These similarities enable a clean upgrade from the 28F008SA to byte-wide Smart 5 FlashFile products. When upgrading, it is important to note the following differences:

- Because of new feature and density options, the devices have different device identifier codes. This allows for software optimization.
- V<sub>PPLK</sub> has been lowered from 6.5V to 1.5V to support low V<sub>PP</sub> voltages during block erase, program, and lock-bit configuration operations. Designs that switch V<sub>PP</sub> off during read operations should transition V<sub>PP</sub> to GND.
- To take advantage of SmartVoltage technology, allow VPP connection to 5V.

For more details see application note *AP-625, 28F008SC Compatibility with 28F008SA* (order number 292180).

### 1.2 Product Overview

The byte-wide Smart 5 FlashFile memory family provides density upgrades with pinout compatibility for the 4-, 8-, and 16-Mbit densities. The 28F004S5, 28F008S5, and 28F016S5 are high-performance memories arranged as 512 Kbyte, 1 Mbyte, and 2 Mbyte of 8 bits. This data is grouped in eight, sixteen, and thirty-two 64-Kbyte blocks which are individually erasable, lockable, and unlockable in-system. Figure 4 illustrates the memory organization.

SmartVoltage technology enables fast factory programming and low power designs. Specifically designed for 5V systems, Smart 5 FlashFile components support read operations at 5V V<sub>CC</sub> and block erase and program operations at 5V and 12V V<sub>PP</sub>. The 12V V<sub>PP</sub> option renders the fastest program performance which will increase your factory throughput. With the 5V V<sub>PP</sub> option, V<sub>CC</sub> and V<sub>PP</sub> can be tied together for a simple 5V design. In addition to the voltage flexibility, the dedicated V<sub>PP</sub> pin gives complete data protection when V<sub>PP</sub>  $\leq$  V<sub>PPLK</sub>.

Internal V<sub>PP</sub> detection circuitry automatically configures the device for optimized block erase and program operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, program, and lock-bit configuration operations.

A block erase operation erases one of the device's 64-Kbyte blocks typically within 1 second (12V  $V_{PP}$ ), independent of other blocks. Each block can be independently erased 100,000 times (1.6 million block erases per device). A block erase suspend operation allows system software to suspend block erase to read data from or program data to any other block.

Data is programmed in byte increments typically within 6  $\mu s$  (12V V<sub>PP</sub>). A program suspend operation permits system software to read data or execute code from any other flash memory array location.

#### BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY



To protect programmed data, each block can be locked. This block locking mechanism uses a combination of bits, block lock-bits and a master lock-bit, to lock and unlock individual blocks. The block lock-bits gate block erase and program operations, while the master lock-bit gates block lock-bit configuration operations. Lock-bit configuration operations (Set Block Lock-Bit, Set Master Lock-Bit, and Clear Block Lock-Bits commands) set and clear lock-bits.

The status register and RY/BY# output indicate whether or not the device is busy executing or ready for a new command. Polling the status register, system software retrieves WSM feedback. The RY/BY# output gives an additional indicator of WSM activity by providing a hardware status signal. Like the status register, RY/BY#-low indicates that the WSM is performing a block erase, program, or lock-bit configuration. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended (and program is inactive), program is suspended, or the device is in deep power-down mode. The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical  $I_{CCR}$  current is 1 mA.

When CE# and RP# pins are at V<sub>CC</sub>, the component enters a CMOS standby mode. Driving RP# to GND enables a deep power-down mode which significantly reduces power consumption, provides write protection, resets the device, and clears the status register. A reset time ( $t_{PHQV}$ ) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time ( $t_{PHEL}$ ) from RP#-high until writes to the CUI are recognized.

### 1.3 Pinout and Pin Description

The family of devices is available in 40-lead TSOP (Thin Small Outline Package, 1.2 mm thick) and 44-lead PSOP (Plastic Small Outline Package). Pinouts are shown in Figures 2 and 3.



Figure 1. Block Diagram

6

Table 1. Pin Descriptions

Sym	Туре	Name and Function
A <sub>0</sub> -A <sub>20</sub>	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses are internally latched during a write cycle.
		$\begin{array}{rrrr} 4 \text{ Mbit } & \rightarrow & A_0 - A_{18} \\ 8 \text{ Mbit } & \rightarrow & A_0 - A_{19} \\ 16 \text{ Mbit } & \rightarrow & A_0 - A_{20} \end{array}$
DQ <sub>0</sub> –DQ <sub>7</sub>	INPUT/ OUTPUT	<b>DATA INPUT/OUTPUTS:</b> Inputs data and commands during CUI write cycles; outputs data during memory array, status register, and identifier code read cycles. Data pins float to high-impedance when the chip is deselected or outputs are disabled. Data is internally latched during a write cycle.
CE#	INPUT	<b>CHIP ENABLE:</b> Activates the device's control logic, input buffers, decoders, and sense amplifiers. CE#-high deselects the device and reduces power consumption to standby levels.
RP#	INPUT	<b>RESET/DEEP POWER-DOWN:</b> When driven low, RP# inhibits write operations which provides data protection during power transitions, puts the device in deep power-down mode, and resets internal automation. RP#-high enables normal operation. Exit from deep power-down sets the device to read array mode.
		RP# at V <sub>HH</sub> enables setting of the master lock-bit and enables configuration of block lock-bits when the master lock-bit is set. RP# = V <sub>HH</sub> overrides block lock-bits, thereby enabling block erase and program operations to locked memory blocks. Block erase, program, or lock-bit configuration with V <sub>IH</sub> < RP# < V <sub>HH</sub> produce spurious results and should not be attempted.
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	<b>WRITE ENABLE:</b> Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of the WE# pulse.
RY/BY#	OUTPUT	<b>READY/BUSY#</b> : Indicates the status of the internal WSM. When low, the WSM is performing an internal operation (block erase, program, or lock-bit configuration). RY/BY#-high indicates that the WSM is ready for new commands, block erase or program is suspended, or the device is in deep power-down mode. RY/BY# is always active.
V <sub>PP</sub>	SUPPLY	BLOCK ERASE, PROGRAM, LOCK-BIT CONFIGURATION POWER SUPPLY: For erasing array blocks, programming data, or configuring lock-bits.
		Smart 5 Flash $\rightarrow$ 5V and 12V V <sub>PP</sub>
		With $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. Block erase, program, and lock-bit configuration with an invalid $V_{PP}$ (see DC Characteristics) produce spurious results and should not be attempted.
Vcc	SUPPLY	<b>DEVICE POWER SUPPLY:</b> Internal detection automatically configures the device for optimized read performance. Do not float any power pins.
		Smart 5 Flash $\rightarrow$ 5V V <sub>CC</sub>
		With $V_{CC} \le V_{LKO}$ , all write attempts to the flash memory are inhibited. Device operations at invalid $V_{CC}$ voltages (see DC Characteristics) produce spurious results and should not be attempted.
GND	SUPPLY	GROUND: Do not float any ground pins.
GND		

## **PRODUCT PREVIEW**



		28F016S5 28F008S5	
		28F004S5	
A11 A11 A11 A11 A11 A11 A11 A11 A11 A11	8       A18       A18 $2 \lor$ 7       A17       A17       A17         6       A16       A16       4         5       A15       A15       5         4       A14       A14       6         2       A12       A12       8         2       A12       A12       8         ##       CE#       CE#       9         VCC       VCC       10       11         10       A10       A10       11         11       A11       A11       13         100       A10       A10       15         6       A6       A6       18         7       A7       A7       17	40-LEAD TSOP STANDARD PINOUT 10 mm x 20 mm TOP VIEW	$\begin{array}{c c c c c c c c c c c c c c c c c c c $





Figure 3. PSOP 44-Lead Pinout

**PRODUCT PREVIEW** 

### 2.0 PRINCIPLES OF OPERATION

The byte-wide Smart 5 FlashFile memories include an on-chip WSM to manage block erase, program, and lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure, program, and lock-bit configuration, and minimal processor overhead with RAM-like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the  $V_{PP}$  voltage. High voltage on  $V_{PP}$  enables successful block erasure, program, and lock-bit configuration. All functions associated with altering memory contents—block erase, program, lock-bit configuration, status, and identifier codes—are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM that controls block erase, program, and lock-bit configuration operations. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latched during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls progress of block erase, program, and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read data from or program data to any other block. Program suspend allows system software to suspend a program to read data from any other flash memory array location.

1FFFFF	64-Kbyte Block	31	1
1F0000 1EFFFF	64-Kbyte Block	30	
1E0000 1DFFFF 1D0000	64-Kbyte Block	29	
1CFFFF 1C0000	64-Kbyte Block	28	
1BFFFF 1B0000	64-Kbyte Block	27	
1AFFFF 1A0000	64-Kbyte Block	26	
19FFFF 190000	64-Kbyte Block	25	
18FFFF 180000	64-Kbyte Block	24	
17FFFF 170000	64-Kbyte Block	23	
16FFFF 160000	64-Kbyte Block	22	
15FFFF 150000	64-Kbyte Block	21	
14FFFF 140000	64-Kbyte Block	20	
13FFFF 130000	64-Kbyte Block	19	
12FFFF 120000	64-Kbyte Block	18	
11FFFF 110000	64-Kbyte Block	17	
10FFFF 100000	64-Kbyte Block	16	16-Mbit
OFFFFF OF0000	64-Kbyte Block	15	l T
0EFFFF 0E0000	64-Kbyte Block	14	
0DFFFF 0D0000	64-Kbyte Block	13	
0CFFFF 0C0000	64-Kbyte Block	12	
0BFFFF 0B0000	64-Kbyte Block	11	
0AFFFF 0A0000	64-Kbyte Block	10	
09FFFF 090000	64-Kbyte Block	9	8-Mbit
08FFFF 080000	64-Kbyte Block	8	
07FFFF 070000	64-Kbyte Block	7	
06FFFF 060000	64-Kbyte Block	6	
05FFFF 050000	64-Kbyte Block	5	
04FFFF 040000 03FFFF	64-Kbyte Block	4	4-Mbit
03FFFF 030000 02FFFF	64-Kbyte Block	3	
02FFFF 020000 01FFFF	64-Kbyte Block	2	
010000	64-Kbyte Block	1	
00FFFF 000000	64-Kbyte Block	0	

Figure 4. Memory Map

### 2.1 Data Protection

Depending on the application, the system designer may choose to make the  $V_{PP}$  power supply switchable (available only when memory block erases, programs, or lock-bit configurations are required) or hardwired to  $V_{PPH1/2}$ . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When  $V_{PP} \leq V_{PPLK}$ , memory contents cannot be altered. When high voltage is applied to  $V_{PP}$ , the two-step block erase, program, or lock-bit configuration command sequences provides protection from unwanted operations. All write functions are disabled when  $V_{CC}$  voltage is below the write lockout voltage  $V_{LKO}$  or when RP# is at  $V_{IL}$ . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and program operations.

### 3.0 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

### 3.1 Read

Block information, identifier codes, or status register can be read independent of the  $V_{PP}$  voltage. RP# can be at either  $V_{IH}$  or  $V_{HH}.$ 

The first task is to write the appropriate read-mode command (Read Array, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Four control pins dictate the data flow in and out of the component: CE#, OE#, WE#, and RP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ<sub>0</sub>–DQ<sub>7</sub>) control and when active drives the selected memory data onto the I/O bus. WE# must be at V<sub>IH</sub> and RP# must be at V<sub>IH</sub> or V<sub>HH</sub>. Figure 15 illustrates a read cycle.

### 3.2 Output Disable

With OE# at a logic-high level (V<sub>IH</sub>), the device outputs are disabled. Output pins  $DQ_0-DQ_7$  are placed in a high-impedance state.

### 3.3 Standby

CE# at a logic-high level (V<sub>IH</sub>) places the device in standby mode which substantially reduces device power consumption.  $DQ_0$ – $DQ_7$  outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, program, or lock-bit configuration, the device continues functioning and consuming active power until the operation completes.

### 3.4 Deep Power-Down

RP# at V<sub>IL</sub> initiates the deep power-down mode.

In read mode, RP#-low deselects the memory, places output drivers in a high-impedance state, and turns off all internal circuits. RP# must be held low for time  $t_{PLPH}$ . Time  $t_{PHQV}$  is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI resets to read array mode, and the status register is set to 80H.

During block erase, program, or lock-bit configuration, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time  $t_{PHWL}$  is required after RP# goes to logic-high (V<sub>IH</sub>) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, program, or lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. Intel's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

PRODUCT PREVIEW



Figure 5. Device Identifier Code Memory Map

### 3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code, block lock configuration codes for each block, and master lock configuration code (see Figure 5). Using the manufacturer and device codes, the system software can automatically match the device with its proper algorithms. The block lock and master lock configuration codes identify locked and unlocked blocks and master lock-bit setting.

### 3.6 Write

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active and OE# =  $V_{IH}$ . The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figure 17 illustrates a write operation.

### 4.0 COMMAND DEFINITIONS

When the V<sub>PP</sub> voltage  $\leq$  V<sub>PPLK</sub>, read operations from the status register, identifier codes, or blocks are enabled. Placing V<sub>PPH1/2</sub> on V<sub>PP</sub> enables successful block erase, program, and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 3 defines these commands.

				-					
Mode	Notes	RP#	CE#	OE#	WE#	Address	V <sub>PP</sub>	DQ <sub>0-7</sub>	RY/BY#
Read	1,2,3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Х	Х	D <sub>OUT</sub>	Х
Output Disable	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	High Z	Х
Standby	3	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	High Z	Х
Deep Power-Down	4	V <sub>IL</sub>	Х	Х	Х	Х	Х	High Z	V <sub>OH</sub>
Read Identifier Codes		V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	See Figure 5	Х	Note 5	V <sub>OH</sub>
Write	3,6,7	V <sub>IH</sub> or V <sub>HH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	D <sub>IN</sub>	Х

#### Table 2. Bus Operations

NOTES:

1. Refer to DC Characteristics. When  $V_{PP} \leq V_{PPLK},$  memory contents can be read, but not altered.

2. X can be V<sub>IL</sub> or V<sub>IH</sub> for control and address input pins and V<sub>PPLK</sub> or V<sub>PPH1/2</sub> for V<sub>PP</sub>. See DC Characteristics for V<sub>PPLK</sub> and V<sub>PPH1/2</sub> voltages.

RY/BY# is V<sub>OL</sub> when the WSM is executing internal block erase, program, or lock-bit configuration algorithms. It is V<sub>OH</sub> when the WSM is not busy, in block erase suspend mode (with program inactive), program suspend mode, or deep power-down mode.

4. RP# at GND ± 0.2V ensures the lowest deep power-down current.

5. See Section 4.2 for read identifier code data.

6. Command writes involving block erase, program, or lock-bit configuration are reliably executed when  $V_{PP} = V_{PPH1/2}$  and  $V_{CC} = V_{CC1/2}$  (see Section 6.2 for operating conditions).

7. Refer to Table 3 for valid  $D_{\text{IN}}$  during a write operation.

PRODUCT PREVIEW

	Bus Cycles	First Bus Cycle				Seco	Second Bus Cycle		
Command	Req'd.	Notes	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	Oper <sup>(1)</sup>	Addr <sup>(2)</sup>	Data <sup>(3)</sup>	
Read Array/Reset	1		Write	Х	FFH			-	
Read Identifier Codes	≥2	4	Write	Х	90H	Read	IA	ID	
Read Status Register	2		Write	Х	70H	Read	Х	SRD	
Clear Status Register	1		Write	Х	50H				
Block Erase	2	5	Write	BA	20H	Write	BA	D0H	
Program	2	5,6	Write	PA	40H or 10H	Write	PA	PD	
Block Erase and Program Suspend	1	5	Write	Х	B0H				
Block Erase and Program Resume	1	5	Write	Х	D0H				
Set Block Lock-Bit	2	7	Write	BA	60H	Write	BA	01H	
Set Master Lock-Bit	2	7	Write	Х	60H	Write	Х	F1H	
Clear Block Lock-Bits	2	8	Write	Х	60H	Write	Х	D0H	

### Table 3. Command Definitions<sup>(9)</sup>

### NOTES:

- 1. Bus operations are defined in Table 2.
- 2. X = Any valid address within the device.
  - IA = Identifier Code Address: see Figure 5.

BA = Address within the block being erased or locked.

PA = Address of memory location to be programmed.

SRD = Data read from status register. See Table 6 for a description of the status register bits.
 PD = Data to be programmed at location PA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 ID = Data read from identifier codes.

- 4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock, and master lock codes. See Section 4.2 for read identifier code data.
- 5. If the block is locked, RP# must be at  $V_{HH}$  to enable block erase or program operations. Attempts to issue a block erase or program to a locked block while RP# is  $V_{HH}$  will fail.
- 6. Either 40H or 10H are recognized by the WSM as the program setup.
- If the master lock-bit is set, RP# must be at V<sub>HH</sub> to set a block lock-bit. RP# must be at V<sub>HH</sub> to set the master lock-bit. If the master lock-bit is not set, a block lock-bit can be set while RP# is V<sub>IH</sub>.
- If the master lock-bit is set, RP# must be at V<sub>HH</sub> to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP# is V<sub>H</sub>.
- 9. Commands other than those shown above are reserved by Intel for future device implementations and should not be used.



### 4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, program or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Program Suspend command. The Read Array command functions independently of the VPP voltage and RP# can be V<sub>IH</sub> or V<sub>HH</sub>.

#### 4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 5 retrieve the manufacturer, device, block lock configuration and master lock configuration codes (see Table 4 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V<sub>PP</sub> voltage and RP# can be V<sub>IH</sub> or V<sub>HH</sub>. Following the Read Identifier Codes command, the subsequent information can be read.

Code	Address	Data				
Manufacturer Code	000000	89				
	4-Mbit	000001	A7			
Device Code	8-Mbit	000001	A6			
	16-Mbit	000001	AA			
Block Lock Configu	XX0002 <sup>(1)</sup>					
Block Is Unlocked	d		$DQ_0 = 0$			
<ul> <li>Block Is Locked</li> </ul>			$DQ_0 = 1$			
Reserved for Fut	ure Use		DQ <sub>1-7</sub>			
Master Lock Config	000003					
Device Is Unlock		$DQ_0 = 0$				
Device Is Locked		$DQ_0 = 1$				
Reserved for Fut	ure Use		DQ <sub>1-7</sub>			

#### Table 4. Identifier Codes

NOTE:

 X selects the specific block lock configuration code to be read. See Figure 5 for the device identifier code memory map.

#### 14

#### 4.3 Read Status Register Command

The status register may be read to determine when a block erase, program, or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs first. OE# or CE# must toggle to V<sub>IH</sub> to update the status register latch. The Read Status Register command functions independently of the V<sub>PP</sub> voltage. RP# can be V<sub>IH</sub> or V<sub>HH</sub>.

#### 4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 6). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurred during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied  $V_{PP}$  voltage. RP# can be  $V_{IH}$  or  $V_{HH}$ . This command is not functional during block erase or program suspend modes.

### 4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is written first, followed by a block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 6). The CPU can detect block erase completion by analyzing the RY/BY# pin or status register bit SR.7.

When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1." Also, reliable block erasure can only occur when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2}$ . In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while  $V_{PP} \leq V_{PPLK}$ , SR.3 and SR.5 will be set to "1." Successful block erase requires that the corresponding block lock-bit be cleared or, if set, that  $RP# = V_{HH}$ . If block erase is attempted when the corresponding block lock-bit is set and  $RP\# = V_{IH}$ , the block erase will fail, and SR.1 and SR.5 will be set to "1." Block erase operations with  $V_{IH}$  < RP# <  $V_{HH}$  produce spurious results and should not be attempted.

### 4.6 Program Command

Program is executed by a two-cycle command sequence. Program setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the program and write verify algorithms internally. After the program sequence is written, the device automatically outputs status register data when read (see Figure 7). The CPU can detect the completion of the program event by analyzing the RY/BY# pin or status register bit SR.7.

When program is complete, status register bit SR.4 should be checked. If program error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully program to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable programs only occurs when  $V_{CC} = V_{CC1/2}$ and  $V_{PP} = V_{PPH1/2}$ . In the absence of this high voltage, memory contents are protected against programs. If program is attempted while  $V_{PP} \leq$  $V_{PPLK}$ , the operation will fail, and status register bits SR.3 and SR.5 will be set to "1."

## **PRODUCT PREVIEW**

Successful program also requires that the corresponding block lock-bit be cleared or, if set, that RP# = V<sub>HH</sub>. If program is attempted when the corresponding block lock-bit is set and RP# = V<sub>IH</sub>, program will fail, and SR.1 and SR.4 will be set to "1." Program operations with V<sub>IH</sub> < RP# < V<sub>HH</sub> produce spurious results and should not be attempted.

### 4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read data from or program data to another block of memory. Once the block erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to  $V_{\rm OH}$ . Specification  $t_{\rm WHRH2}$  defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Program command sequence can also be issued during erase suspend to program data in other blocks. Using the Program Suspend command (see Section 4.8), a program operation can also be suspended. During a program operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to V<sub>OL</sub>. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to VOL. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 8). VPP must remain at VPPH1/2 (the same V<sub>PP</sub> level used for block erase) while block erase is suspended. RP# must also remain at  $V_{\text{IH}}$  or  $V_{\text{HH}}$  (the same RP# level used for block erase). Block erase cannot resume until program operations initiated during block erase suspend have completed.



### 4.8 Program Suspend Command

The Program Suspend command allows program interruption to read data in other flash memory locations. Once the program process starts, writing the Program Suspend command requests that the WSM suspend the program sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Program Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the program operation has been suspended (both will be set to "1"). RY/BY# will also transition to  $V_{OH}$ . Specification t<sub>WHRH1</sub> defines the program suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while program is suspended are Read Status Register and Program Resume. After Program Resume command is written to the flash memory, the WSM will continue the program process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to V<sub>OL</sub>. After the Program Resume command is written, the device automatically outputs status register data when read (see Figure 9). V<sub>PP</sub> must remain at V<sub>PPH1/2</sub> (the same V<sub>PP</sub> level used for program) while in program suspend mode. RP# must also remain at V<sub>IH</sub> or V<sub>HH</sub> (the same RP# level used for program).

### 4.9 Set Block and Master Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits and a master lock-bit. The block lock-bits gate program and erase operations while the master lock-bit gates block-lock bit modification. With the master lock-bit not set, individual block lock-bits can be set using the Set Block Lock-Bit command. The Set Master Lock-Bit command, in conjunction with RP# = V<sub>HH</sub>, sets the master lock-bit. After the master lock-bit is set, subsequent setting of block lock-bits requires both the Set Block Lock-Bit command and  $V_{HH}$  on the RP# pin. See Table 5 for a summary of hardware and software write protection options.

Set block lock-bit and master lock-bit are initiated using two-cycle command sequence. The set block or master lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set master lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 10). The CPU can detect the completion of the set lock-bit event by analyzing the RY/BY# pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of setup followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Master Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1." Also, reliable operations occur only when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2}$ . In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the master lock-bit be cleared or, if the master lock-bit is set, that RP# = V<sub>HH</sub>. If it is attempted with the master lock-bit set and RP# = V<sub>IH</sub>, the operation will fail, and SR.1 and SR.4 will be set to "1." A successful set master lock-bit operation requires that RP# = V<sub>HH</sub>. If it is attempted with RP# = V<sub>IH</sub>, the operation will fail, and SR.1 and SR.4 will be set to "1." Set block and master lock-bit operations with V<sub>IH</sub> < RP# < V<sub>HH</sub> produce spurious results and should not be attempted.

**PRODUCT PREVIEW** 

### 4.10 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the master lock-bit not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the master lock-bit is set, clearing block lock-bits requires both the Clear Block Lock-Bits command and V<sub>HH</sub> on the RP# pin. See Table 5 for a summary of hardware and software write protection options.

Clear block lock-bits operation is initiated using a two-cycle command sequence. A clear block lock-bits setup is written first. Then, the device automatically outputs status register data when read (see Figure 11). The CPU can detect completion of the clear block lock-bits event by analyzing the RY/BY# pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1." Also, a reliable clear block lock-bits operation can only occur when  $V_{CC} = V_{CC1/2}$  and  $V_{PP} = V_{PPH1/2}$ . If a clear block lock-bits operation is attempted while V<sub>PP</sub> ≤ V<sub>PPLK</sub>, SR.3 and SR.5 will be set to "1." In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires that the master lock-bit is not set or, if the master lockbit is set, that  $RP\# = V_{HH}$ . If it is attempted with the master lock-bit set and RP# = VIH, SR.1 and SR.5 will be set to "1" and the operation will fail. A clear block lock-bits operation with  $V_{IH}$  < RP# <  $V_{HH}$ produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to  $V_{PP}$  or  $V_{CC}$  transitioning out of valid range or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the master lock-bit is set, it cannot be cleared.

Operation	Master Lock-Bit	Block Lock-Bit	RP#	Effect
Block Erase or		0	$V_{\rm IH}$ or $V_{\rm HH}$	Block Erase and Program Enabled
Program	Х	1	VIH	Block is Locked. Block Erase and Program Disabled
			V <sub>HH</sub>	Block Lock-Bit Override. Block Erase and Program Enabled
Set Block	0	Х	$V_{\rm IH}$ or $V_{\rm HH}$	Set Block Lock-Bit Enabled
Lock-Bit	1	Х	VIH	Master Lock-Bit is Set. Set Block Lock-Bit Disabled
			V <sub>HH</sub>	Master Lock-Bit Override. Set Block Lock-Bit Enabled
Set Master	Х	Х	VIH	Set Master Lock-Bit Disabled
Lock-Bit			VHH	Set Master Lock-Bit Enabled
Clear Block	0	Х	VIH or VHH	Clear Block Lock-Bits Enabled
Lock-Bits	1	Х	VIH	Master Lock-Bit is Set. Clear Block Lock-Bits Disabled
			V <sub>HH</sub>	Master Lock-Bit Override. Clear Block Lock-Bits Enabled

**Table 5. Write Protection Alternatives** 



		I able	e 6. Status I	Register Defin	nition		
WSMS	ESS	ECLBS	PSLBS	VPPS	PSS	DPS	R
7	6	5	4	3	2	1	0
				NOTES:			
SR.7 = WR 1 = Rea 0 = Bus	,	ACHINE STA	TUS	program, or	Y# or SR.7 to lock-bit config nvalid while S	uration compl	
1 = Blo	ASE SUSPEN ck Erase Susj ck Erase in Pi	pended	leted				
ST/ 1 = Erro	ASE AND CLI ATUS or in Block Era ccessful Block	asure or Clear	Lock-Bits	lock-bit confi	and SR.4 are guration atten equence was e	npt, an improp	
1 = Erro Loc 0 = Suc	OGRAM AND ATUS or in Program k-Bit ccessful Progr ck-Bit	or Set Master	/Block				
$\begin{array}{rcl} SR.3 &= V_{PF} \\ 1 &= V_{PF} \\ 0 &= V_{PF} \end{array}$	Low Detect,	Operation Ab	ort	V <sub>PP</sub> level. Th V <sub>PP</sub> level onl bit configura	ot provide a c ne WSM interr ly after a block tion operation curate feedba	ogates and in c erase, progr . SR.3 is not c	dicates the am, or lock- guaranteed
1 = Pro	OGRAM SUS ogram Suspen ogram in Progr	ded	_				
1 = Ma	VICE PROTE ster Lock-Bit, # Lock Detect ock	Block Lock-Bi		master and b interrogates RP# only after configuration depending o	ot provide a c olock lock-bit v the master loc er a block era operation. It n the attempte t, master lock	values. The W ck-bit, block lo se, program, informs the sy ed operation,	/SM ock-bit, and or lock-bit /stem, if the block
	SERVED FOR HANCEMENT				rved for future when polling t		

Table 6. Status Register Definition

PRODUCT PREVIEW

18

### BYTE-WIDE SMART 5 FlashFile<sup>™</sup> MEMORY FAMILY



Figure 6. Automated Block Erase Flowchart

PRODUCT PREVIEW

### BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY





Figure 7. Automated Program Flowchart



### BYTE-WIDE SMART 5 FlashFile<sup>™</sup> MEMORY FAMILY



Figure 8. Block Erase Suspend/Resume Flowchart

### BYTE-WIDE SMART 5 FlashFile<sup>™</sup> MEMORY FAMILY



Figure 9. Program Suspend/Resume Flowchart

PRODUCT PREVIEW

intel®

### BYTE-WIDE SMART 5 FlashFile<sup>™</sup> MEMORY FAMILY



Figure 10. Set Block and Master Lock-Bit Flowchart



### BYTE-WIDE SMART 5 FlashFile<sup>™</sup> MEMORY FAMILY



Comments

Data = 60H Addr = X

Data = D0H Addr = X

Check SR.7 1 = WSM Ready 0 = WSM Busy

Status Register Data



Bus Operation	Command	Comments
Standby		Check SR.3 1 = V <sub>PP</sub> Error Detect
Standby		Check SR.1 1 = Device Protect Detect $RP# = V_{H^{+}}$ Master Lock-Bit Is Set
Standby		Check SR.4,5 Both 1 = Command Sequence Error
Standby		Check SR.5 1 = Clear Block Lock Bits Error
Register comma	and. d, clear the Status	ly cleared by the Clear Status



Bus Operation

Write

Write

Read

Standby

Command

Clear Block

Lock-Bits Setup

Clear Block Lock-Bits Confirm

Write FFH after the clear block lock-bits operation to place device in read array mode.



### 5.0 DESIGN CONSIDERATIONS

### 5.1 Three-Line Output Control

Intel provides three control inputs to accommodate multiple memory connections: CE#, OE#, and RP#. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- b. Data bus contention avoidance.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

### 5.2 RY/BY# Hardware Detection

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase, program and lock-bit configuration completion. This output can be directly connected to an interrupt input of the system CPU. RY/BY# transitions low when the WSM is busy and returns to  $V_{OH}$  when it is finished executing the internal algorithm. During suspend and deep power-down modes, RY/BY# remains at  $V_{OH}$ .

### 5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues: standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V<sub>CC</sub> and GND and between its V<sub>PP</sub> and GND. These high-frequency, low-inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between  $V_{\text{CC}}$  and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

### **PRODUCT PREVIEW**

#### 5.4 V<sub>PP</sub> Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V<sub>PP</sub> power supply trace. The V<sub>PP</sub> pin supplies the memory cell current for byte writing and block erasing. Use similar trace widths and layout considerations given to the V<sub>CC</sub> power bus. Adequate V<sub>PP</sub> supply traces and decoupling will decrease V<sub>PP</sub> voltage spikes and overshoots.

### 5.5 V<sub>CC</sub>, V<sub>PP</sub>, RP# Transitions

Block erase, program and lock-bit configuration are not guaranteed if  $V_{PP}$  or  $V_{CC}$  fall outside of a valid voltage range (V<sub>CC1/2</sub> and V<sub>PPH1/2</sub>) or RP#  $\neq$  V<sub>IH</sub> or V<sub>HH</sub>. If V<sub>PP</sub> error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V<sub>II</sub> during block erase, program, or lock-bit configuration, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep powerdown. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored.

### 5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure, byte writing, or lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power supply ( $V_{PP}$  or  $V_{CC}$ ) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V<sub>CC</sub> voltages above V<sub>LKO</sub> when V<sub>PP</sub> is active. Since both WE# and CE# must be low for a command write, driving either input signal to V<sub>IH</sub> will inhibit writes. The CUI's two-step command sequence architecture provides an added level of protection against data alteration.

In-system block lock and unlock renders additional protection during power-up by prohibiting block erase and program operations. The device is disabled while RP# =  $V_{IL}$  regardless of its control inputs state.



### 6.0 ELECTRICAL SPECIFICATIONS

### 6.1 Absolute Maximum Ratings\*

Temperature under Bias–10°C to +80°C
Storage Temperature65°C to +125°C
Voltage On Any Pin (except V <sub>PP</sub> , and RP#)–2.0V to +7.0V <sup>(2)</sup>
$V_{PP}$ Voltage –2.0V to +14.0V $^{(1,2)}$
RP# Voltage2.0V to +14.0V <sup>(1,2,4)</sup>
Output Short Circuit Current 100 $mA^{(3)}$

NOTICE: This datasheet contains information on products in the design phase of development. Do not finalize a design with this information. Revised information will be published when the product is available. Verify with your local Intel Sales office that you have the latest datasheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

#### NOTES:

- All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V<sub>CC</sub>, RP#, and V<sub>PP</sub> pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins and V<sub>CC</sub> is V<sub>CC</sub> +0.5V which, during transitions, may overshoot to V<sub>CC</sub> +2.0V for periods <20 ns.</li>
- 2. Maximum DC voltage on V<sub>PP</sub> and RP# may overshoot to +14.0V for periods <20 ns.
- 3. Output shorted for no more than one second. No more than one output shorted at a time.
- 4. RP# voltage is normally at V<sub>IL</sub> or V<sub>IH</sub>. Connection to supply of V<sub>HH</sub> is allowed for a maximum cumulative period of 80 hours.

### 6.2 Commercial Temperature Operating Conditions

### Commercial Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Notes	Min	Max	Unit	Test Condition
TA	Operating Temperature		0	+70	°C	Ambient Temperature
V <sub>CC1</sub>	$V_{CC}$ Supply Voltage (5V ± 5%)		4.75	5.25	V	
V <sub>CC2</sub>	V <sub>CC</sub> Supply Voltage (5V ± 10%)		4.50	5.50	V	

#### 6.2.1 CAPACITANCE (1)

#### $T_{A} = +25^{\circ}C, f = 1 MHz$

Symbol	Parameter	Тур	Max	Unit	Condition
CIN	Input Capacitance	6	8	pF	$V_{\text{IN}} = 0.0 V$
COUT	Output Capacitance	8	12	pF	$V_{OUT} = 0.0V$

NOTE:

1. Sampled, not 100% tested.



### 6.2.2 AC INPUT/OUTPUT TEST CONDITIONS



Figure 12. Transient Input/Output Reference Waveform for  $V_{CC} = 5.0V \pm 5\%$  (High Speed Testing Configuration)



Figure 13. Transient Input/Output Reference Waveform for V\_{CC} = 5.0V  $\pm$  10% (Standard Testing Configuration)



Figure 14. Transient Equivalent Testing Load Circuit

### Test Configuration Capacitance Loading Value

Test Configuration	C <sub>L</sub> (pF)
$V_{CC}=5.0V\pm5\%$	30
$V_{CC}=5.0V\pm10\%$	100

### 6.2.3 COMMERCIAL TEMPERATURE DC CHARACTERISTICS

## Commercial Temperature DC Characteristics for 4-, 8-, and 16-Mbit Smart 5 FlashFile™ Memories

			5.0V	V <sub>CC</sub>		Test
Sym	Parameter	Notes	Тур	Max	Unit	Conditions
ILI	Input Load Current	1		±1	μΑ	$V_{CC} = V_{CC}$ Max, $V_{IN} = V_{CC}$ or GND
I <sub>LO</sub>	Output Leakage Current	1		±10	μΑ	$V_{CC} = V_{CC} Max, V_{OUT} = V_{CC} or GND$
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current	1,3,6	25	100	μΑ	$ \begin{array}{l} CMOS \mbox{ Inputs} \\ V_{CC} = V_{CC} \mbox{ Max} \\ CE\# = RP\# = V_{CC} \pm 0.2V \end{array} $
			0.4	2	mA	TTL Inputs V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = RP# = V <sub>IH</sub>
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		10	μA	$\begin{array}{l} RP\#=GND\pm0.2V\\ I_{OUT}\left(RY/BY\#\right)=0\ mA \end{array}$
I <sub>CCR</sub>	V <sub>CC</sub> Read Current	1,5,6	17	35	mA	CMOS Inputs $V_{CC} = V_{CC}$ Max, CE# = GND f = 8 MHz, I <sub>OUT</sub> = 0 mA
			20	50	mA	TTL Inputs V <sub>CC</sub> = V <sub>CC</sub> Max, CE# = GND f = 8 MHz, I <sub>OUT</sub> = 0 mA
I <sub>CCW</sub>	V <sub>CC</sub> Program/Set	1,7		35	mA	$V_{PP} = 5.0V \pm 10\%$
	Lock-Bit Current			30	mA	V <sub>PP</sub> = 12.0V ± 5%
I <sub>CCE</sub>	V <sub>CC</sub> Block Erase/Clear	1,7		30	mA	$V_{PP} = 5.0V \pm 10\%$
	Block Lock-Bits Current			25	mA	V <sub>PP</sub> = 12.0V ± 5%
I <sub>CCWS</sub> I <sub>CCES</sub>	V <sub>CC</sub> Program/Block Erase Suspend Current	1,2	1	10	mA	CE# = V <sub>IH</sub>
IPPS	VPP Standby Current	1	± 2	± 15	μΑ	$V_{PP} \leq V_{CC}$
I <sub>PPR</sub>	VPP Read Current	1	10	200	μΑ	VPP > VCC
IPPD	V <sub>PP</sub> Deep Power-Down Current	1	0.1	5	μA	RP# = GND ± 0.2V
I <sub>PPW</sub>	V <sub>PP</sub> Program or	1,7		40	mA	$V_{PP} = 5.0V \pm 10\%$
	Set Lock-Bit Current			15	mA	V <sub>PP</sub> = 12.0V ± 5%
I <sub>PPE</sub>	V <sub>PP</sub> Block Erase or Clear	1,7		20	mA	$V_{PP} = 5.0V \pm 10\%$
	Block Lock-Bits Current			15	mA	V <sub>PP</sub> = 12.0V ± 5%
I <sub>PPWS</sub> I <sub>PPES</sub>	V <sub>PP</sub> Program or Block Erase Suspend Current	1	10	200	μA	$V_{PP} = V_{PPH1/2}$

### PRODUCT PREVIEW

intel

			5.0V	V <sub>CC</sub>		Test
Sym	Parameter	Notes	Min	Max	Unit	Conditions
V <sub>IL</sub>	Input Low Voltage	7	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	7	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage	3,7		0.45	V	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V <sub>OH1</sub>	Output High Voltage (TTL)	3,7	2.4		V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
V <sub>OH2</sub>	Output High Voltage (CMOS)	3,7	0.85 V <sub>CC</sub>		V	$V_{CC} = V_{CC}$ Min $I_{OH} = -2.5$ mA
			V <sub>CC</sub> -0.4		V	$V_{CC} = V_{CC}$ Min $I_{OH} = -100 \ \mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lockout Voltage	4,7		1.5	V	
V <sub>PPH1</sub>	V <sub>PP</sub> Voltage		4.5	5.5	V	
$V_{PPH2}$	V <sub>PP</sub> Voltage		11.4	12.6	V	
$V_{LKO}$	V <sub>CC</sub> Lockout Voltage		2.0		V	
Vнн	RP# Unlock Voltage	8,9	11.4	12.6	V	Set Master Lock-Bit Override Lock-Bit

#### Commercial Temperature DC Characteristics for 4-, 8-, and 16-Mbit Smart 5 FlashFile™ Memories (Continued)

NOTES:

All currents are in RMS unless otherwise noted. Typical values at nominal V<sub>CC</sub> voltage and T<sub>A</sub> = +25°C. These currents are valid for all product versions (packages and speeds).

2. I<sub>CCWS</sub> and I<sub>CCES</sub> are specified with the device de-selected. If read or written while in erase suspend mode, the device's current is the sum of I<sub>CCWS</sub> or I<sub>CCES</sub> and I<sub>CCR</sub> or I<sub>CCW</sub>.

3. Includes RY/BY#.

 Block erases, programs, and lock-bit configurations are inhibited when V<sub>PP</sub> ≤ V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPLK</sub> (max) and V<sub>PPH1</sub> (min), between V<sub>PPH1</sub> (max) and V<sub>PPH2</sub> (min), and above V<sub>PPH2</sub> (max).

5. Automatic Power Savings (APS) reduces typical  $I_{\text{CCR}}$  to 1 mA in static operation.

6. CMOS inputs are either V\_{CC}  $\pm$  0.2V or GND  $\pm$  0.2V. TTL inputs are either V\_{IL} or V\_{IH}.

7. Sampled, not 100% tested.

Master lock-bit set operations are inhibited when RP# = V<sub>IH</sub>. Block lock-bit configuration operations are inhibited when the
master lock-bit is set and RP# = V<sub>IH</sub>. Block erases and programs are inhibited when the corresponding block-lock bit is set
and RP# = V<sub>IH</sub>. Block erase, program, and lock-bit configuration operations are not guaranteed and should not be
attempted with V<sub>IH</sub> < RP# < V<sub>HH</sub>.

9. RP# connection to a V<sub>HH</sub> supply is allowed for a maximum cumulative period of 80 hours.

### 6.2.4 COMMERCIAL TEMPERATURE AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

				5V ± 5%	% V <sub>CC</sub>	-85/-	-95(5)	_	_	_	_	
	Ņ	/ersions <sup>(4)</sup>		5V ± 10% V <sub>CC</sub>		_		-90/-100 <sup>(6)</sup>		-120 <sup>(6)</sup>		
#	Sym	Parameter	r		Notes	Min	Max	Min	Max	Min	Мах	Unit
R1	t <sub>AVAV</sub>	Read Cycle Time	4,	8 Mbit		85		90		120		ns
			16	6 Mbit		95		100		120		ns
R2	t <sub>AVQV</sub>	Address to Output	4,	8 Mbit			85		90		120	ns
		Delay	16	6 Mbit			95		100		120	ns
R3	t <sub>ELQV</sub>	CE# to Output Delay	4,	8 Mbit	2		85		90		120	ns
			16	6 Mbit	2		95		100		120	ns
R4	t <sub>GLQV</sub>	OE# to Output Delay			2		40		45		50	ns
R5	t <sub>PHQV</sub>	RP# High to Output D	ela	у			400		400		400	ns
R6	t <sub>ELQX</sub>	CE# to Output in Low	Ζ		3	0		0		0		ns
R7	tGLQX	OE# to Output in Low	Ζ		3	0		0		0		ns
R8	t <sub>EHQZ</sub>	CE# High to Output in High Z		3		55		55		55	ns	
R9	t <sub>GHQZ</sub>	OE# High to Output in High Z		3		10		10		15	ns	
R10	t <sub>OH</sub>	Output Hold from Add or OE# Change, Whic Occurs First			3	0		0		0		ns

Commercial Temperature Read-Only Operations for
4-, 8-, and 16-Mbit Smart 5 FlashFile <sup>™</sup> Memories at T <sub>A</sub> = 0°C to +70°C
· , · , · . · · · · · · · · · · · · · ·

NOTES:

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. OE# may be delayed up to  $t_{ELQV}$ - $t_{GLQV}$  after the falling edge of CE# without impact on  $t_{ELQV}$ .

3. Sampled, not 100% tested.

4. See Ordering Information for device speeds (valid operational combinations).

 See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.

6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

PRODUCT PREVIEW

INT



Figure 15. AC Waveform for Read Operations

### 6.2.5 COMMERCIAL TEMPERATURE RESET OPERATIONS



Figure 16. AC Waveform for Reset Operation

#	Sym	Parameter	Notes	Min	Max	Unit
P1	t <sub>PLPH</sub>	RP# Pulse Low Time (If RP# is tied to $V_{CC}$ , this specification is not applicable)		100		ns
P2	t <sub>PLRH</sub>	RP# Low to Reset during Block Erase, Program, or Lock-Bit Configuration	2,3		12	μs

NOTES:

1. These specifications are valid for all product versions (packages and speeds).

2. If RP# is asserted when the WSM is not busy (RY/BY# = '1'), the reset will complete within 100 ns.

3. A reset time, t<sub>PHQV</sub>, is required from the latter of RY/BY# or RP# going high until outputs are valid.



### 6.2.6 COMMERCIAL TEMPERATURE AC CHARACTERISTICS - WRITE OPERATIONS(1,2)

		Versions <sup>(4)</sup>	5V ± 5 5V ± 109		Valid Spe	for All eds	Unit
#	Sym	Parameter		Notes	Min	Max	
W1	t <sub>PHWL</sub> (t <sub>PHEL</sub> )	RP# High Recovery to WE# (CE#) Going Lov	v	3	1		μs
W2	t <sub>ELWL</sub> (t <sub>WLEL</sub> )	CE# (WE#) Setup to WE# (CE#) Going Low		7	0		ns
W3	t <sub>WP</sub>	Write Pulse Width		7	50		ns
W4	t <sub>DVWH</sub> (t <sub>DVEH</sub> )	Data Setup to WE# (CE#) Going High		4	40		ns
W5	t <sub>AVWH</sub> (t <sub>AVEH</sub> )	Address Setup to WE# (CE#) Going High		4	40		ns
W6	t <sub>wнен</sub> (t <sub>енwн</sub> )	CE# (WE#) Hold from WE# (CE#) High			0		ns
W7	t <sub>WHDX</sub> (t <sub>EHDX</sub> )	Data Hold from WE# (CE#) High			5		ns
W8	t <sub>WHAX</sub> (t <sub>EHAX</sub> )	Address Hold from WE# (CE#) High			5		ns
W9	twph	Write Pulse Width High		8	25		ns
W10	t <sub>РННѠН</sub> (tрннен)	RP# V <sub>HH</sub> Setup to WE# (CE#) Going High		3	100		ns
W11	t <sub>VPWH</sub> (t <sub>VPEH</sub> )	VPP Setup to WE# (CE#) Going High		3	100		ns
W12	t <sub>WHGL</sub> (t <sub>EHGL</sub> )	Write Recovery before Read			0		ns
W13	t <sub>WHRL</sub> (t <sub>EHRL</sub> )	WE# (CE#) High to RY/BY# Going Low				90	ns
W14	t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD, RY/BY# High		3,5	0		ns
W15	t <sub>QVVL</sub>	V <sub>PP</sub> Hold from Valid SRD, RY/BY# High		3,5	0		ns

#### Commercial Temperature Write Operations for 4-, 8-, and 16-Mbit Smart 5 FlashFile™ Memories at T<sub>A</sub> = 0°C to +70°C

#### NOTES:

1. Read timing characteristics during block erase, program, and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.

3. Sampled, not 100% tested.

- 4. Refer to Table 3 for valid  $A_{IN}$  and  $D_{IN}$  for block erase, program, or lock-bit configuration.
- 5.  $V_{PP}$  should be held at  $V_{PPH1/2}$  (and if necessary RP# should be held at  $V_{HH}$ ) until determination of block erase, program, or lock-bit configuration success (SR.1/3/4/5 = 0).
- 6. See Ordering Information for device speeds (valid operational combinations).
- 7. Write pulse width (t<sub>WP</sub>) is defined from CE# or WE# going low (whichever goes low last) to CE# or WE# going high (whichever goes high first). Hence, t<sub>WP</sub> = t<sub>WLWH</sub> = t<sub>ELEH</sub> = t<sub>WLEH</sub> = t<sub>ELWH</sub>. If CE# is driven low 10 ns before WE# going low, WE# pulse width requirement decreases to t<sub>WP</sub> 20 ns.

 Write pulse width high (t<sub>WPH</sub>) is defined from CE# or WE# going high (whichever goes high first) to CE# or WE# going low (whichever goes low last). Hence, t<sub>WPH</sub> = t<sub>WHWL</sub> = t<sub>EHEL</sub> = t<sub>WHEL</sub> = t<sub>EHWL</sub>.

### PRODUCT PREVIEW

### BYTE-WIDE SMART 5 FlashFile™ MEMORY FAMILY

## intel



Figure 17. AC Waveform for Write Operations

## 6.2.7 COMMERCIAL TEMPERATURE BLOCK ERASE, PROGRAM, AND LOCK-BIT CONFIGURATION PERFORMANCE<sup>(3,4,5)</sup>

					5V V <sub>PP</sub>			12V V <sub>PF</sub>	<b>b</b>	
#	Sym	Parameter	Notes	Min	Typ <sup>(1)</sup>	Max	Min	Typ(1)	Max	Unit
W16	t <sub>WHRH1</sub> t <sub>EHRH1</sub>	Program Time	2	6.5	8	TBD	4.8	6	TBD	μs
		Block Program Time	2	0.4	0.5	TBD	0.3	0.4	TBD	sec
W16	t <sub>WHRH2</sub> t <sub>EHRH2</sub>	Block Erase Time	2	0.9	1.1	TBD	0.3	1.0	TBD	sec
W16	t <sub>WHRH3</sub> t <sub>EHRH3</sub>	Set Lock-Bit Time	2	9.5	12	TBD	7.8	10	TBD	μs
W16	t <sub>WHRH4</sub> t <sub>EHRH4</sub>	Clear Block Lock-Bits Time	2	0.9	1.1	TBD	0.3	1.0	TBD	sec
W16	t <sub>WHRH5</sub> t <sub>EHRH5</sub>	Program Suspend Latency Time			5	6		4	5	μs
W16	twhrh5 tehrh5	Erase Suspend Latency Time			9.6	12		9.6	12	μs

### $V_{CC} = 5V \pm 0.5V, 5V \pm 0.25V, T_A = 0^{\circ}C \text{ to } +70^{\circ}C$

NOTES:

1. Typical values measured at  $T_A = +25^{\circ}$ C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.

2. Excludes system-level overhead.

3. These performance numbers are valid for all speed versions.

4. Sampled, but not 100% tested.

5. Reference the AC waveform for write operations Figure 17.

PRODUCT PREVIEW

intal





### 6.3 Extended Temperature Operating Conditions

Except for the specifications given in this section, all DC and AC characteristics are identical to those give in commercial temperature specifications. See the Section 6.2 for commercial temperature specifications.

Extended	Temperature	and V <sub>CC</sub> O	perating	Conditions
----------	-------------	-----------------------	----------	------------

Symbol	Parameter	Notes	Min	Max	Unit	Test Condition
T <sub>A</sub>	Operating Temperature		-40	+85	°C	Ambient Temperature

### 6.3.1 EXTENDED TEMPERATURE DC CHARACTERISTICS

Extended Temperature DC Characteristics for 4-, 8-, and 16-Mbit Smart 5 FlashFile™ Memories

			5.0V V <sub>CC</sub>			Test
Sym	Parameter	Notes	Тур	Max	Unit	Conditions
I <sub>CCD</sub>	V <sub>CC</sub> Deep Power-Down Current	1		20	•	$RP\# = GND \pm 0.2V$ $I_{OUT} (RY/BY\#) = 0 mA$

NOTE:

1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (packages and speeds). Contact Intel's Application Support Hotline or your local sales office for information about typical specifications.

#### 6.3.2 EXTENDED TEMPERATURE AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

### Extended Temperature Read-Only Operations for 4-, 8-, and 16-Mbit Smart 5 FlashFile™ Memories at T<sub>A</sub> = -40°C to +85°C

		Versions <sup>(3)</sup>	5V ± 10	-100/-110			
#	Sym	Parameter		Notes	Min	Max	Unit
R1	t <sub>AVAV</sub>	Read Cycle Time	4, 8 Mbit		100		ns
			16 Mbit		110		ns
R2	t <sub>AVQV</sub>	Address to Output Delay	4, 8 Mbit			100	ns
			16 Mbit			110	ns
R3	t <sub>ELQV</sub>	CE# to Output Delay	4, 8 Mbit	2		100	ns
			16 Mbit	2		110	ns

NOTES:

1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.

2. OE# may be delayed up to t<sub>ELQV</sub>-t<sub>GLQV</sub> after the falling edge of CE# without impact on t<sub>ELQV</sub>.

3. See Ordering Information for device speeds (valid operational combinations).



## APPENDIX A ORDERING INFORMATION



	Valid Operational Combinations 5V V <sub>CC</sub>			
4 Mbit	8 Mbit	16 Mbit	10% V <sub>CC</sub> 100 pF load	5% V <sub>CC</sub> 30 pF load
	Comme	ercial Temperature		
E28F004S5-85	E28F008S5-85	E28F016S5-95	-90/-100(1)	-85/-95(1)
E28F004S5-120	E28F008S5-120	E28F016S5-120	-120	
PA28F004S5-85	PA28F008S5-85	PA28F016S5-95	-90/-100(1)	-85/-95(1)
PA28F004S5-120	PA28F008S5-120	PA28F016S5-120	-120	
	Exten	ded Temperature		
TE28F004S5-100	TE28F008S5-100	TE28F016S5-110	-100/-110(1)	

TB28F016S5-110

TB28F004S5-100

NOTE: 1. Valid access time for 16-Mbit byte-wide FlashFile memory.

TB28F008S5-100

**PRODUCT PREVIEW** 

-100/-110(1)



## APPENDIX B ADDITIONAL INFORMATION(1,2)

Order Number	Document/Tool
290598	Byte-Wide Smart 3 FlashFile™ Memory Family Datasheet
290600	Byte-Wide SmartVoltage FlashFile™ Memory Family Datasheet
292183	AB-64 4-, 8-, 16-Mbit Byte-Wide FlashFile™ Memory Family Overview
292094	AP-359 28F008SA Hardware Interfacing
292099	AP-364 28F008SA Automation and Algorithms
292123	AP-374 Flash Memory Write Protection Techniques
292180	AP-625 28F008SC Compatibility with 28F008SA
292182	AP-627 Byte-Wide FlashFile™ Memory Family Software Drivers
Contact Intel/Distribution Sales Office	4-, 8-, and 16-Mbit Schematic Symbols
Contact Intel/Distribution Sales Office	4-, 8-, and 16-Mbit TimingDesigner* Files
Contact Intel/Distribution Sales Office	4-, 8-, and 16-Mbit VHDL and Verilog Models
Contact Intel/Distribution Sales Office	4-, 8-, and 16-Mbit iBIS Models

NOTE:

1. Please call the Intel Literature Center at (800) 548-4725 to request Intel documentation. International customers should contact their local Intel or distribution sales office.

2. Visit Intel's World Wide Web home page at http://www.Intel.com for technical documentation and tools.