

Sample &

Buv









#### SN74LVC1G11

SCES487H-SEPTEMBER 2003-REVISED NOVEMBER 2016

# SN74LVC1G11 Single 3-Input Positive-AND Gate

#### Features 1

- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)
- Available in the Texas Instruments ٠ NanoFree<sup>™</sup> Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V •
- Maximum t<sub>pd</sub> of 4.1 ns at 3.3 V
- Low Power Consumption, 10-µA Maximum I<sub>CC</sub>
- ±24-mA Output Drive at 3.3 V
- Ioff Supports Partial-Power-Down Mode Operation

#### 2 Applications

- **AV Receivers** ٠
- **DLP Front Projection System**
- **Digital Picture Frames**
- **Digital Radio**
- **Digital Still Cameras**
- Digital Video Cameras (DVC)
- Embedded PCs
- E-Books
- Ethernet Switchs
- **GPS:** Personal Navigation Devices
- Handset: Smartphones
- High-Speed Data Acquisition and Generation
- Military: Radar and Sonar
- Mobile Internet Devices
- Notebook PC and Netbooks
- Network-Attached Storage (NAS)
- **Power Line Communication Modems**
- Server PSU
- STB, DVR, and Streaming Media
- Speakers: USB
- Tablets: Enterprise
- Video Broadcasting and Infrastructure: Scalable Platform and IP-Based Multi-Format Transcoders
- Wireless Headsets, Keyboards, and Mice

### 3 Description

Tools &

Software

The SN74LVC1G11 performs the Boolean function  $Y = A \cdot B \cdot C$  or  $Y = \overline{A + B + C}$  in positive logic.

NanoFree package technology is а major breakthrough in IC packaging concepts, using the die as the package.


This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### Device Information<sup>(1)</sup>

| PART NUMBER    | PACKAGE    | BODY SIZE (NOM)   |
|----------------|------------|-------------------|
| SN74LVC1G11DBV | SOT-23 (6) | 2.90 mm × 1.60 mm |
| SN74LVC1G11DCK | SC70 (6)   | 2.00 mm × 1.25 mm |
| SN74LVC1G11DRY | SON (6)    | 1.45 mm × 1.00 mm |
| SN74LVC1G11DSF | SON (6)    | 1.00 mm × 1.00 mm |
| SN74LVC1G11YZP | DSBGA (6)  | 1.41 mm × 0.91 mm |
|                |            |                   |

<sup>(1)</sup> For all available packages, see the orderable addendum at the end of the data sheet.

#### Logic Diagram (Positive Logic)





# **Table of Contents**

| 1 | Feat           | tures 1  |  |  |  |  |  |  |  |  |
|---|----------------|--|--|--|--|--|--|--|--|--|
| 2 | Applications 1 |  |  |  |  |  |  |  |  |  |
| 3 | Des            | cription 1   |  |  |  |  |  |  |  |  |
| 4 | Rev            | ision History 2  |  |  |  |  |  |  |  |  |
| 5 | Pin            | Configuration and Functions 3  |  |  |  |  |  |  |  |  |
| 6 | Spe            | cifications 4  |  |  |  |  |  |  |  |  |
|   | 6.1            | Absolute Maximum Ratings 4   |  |  |  |  |  |  |  |  |
|   | 6.2            | ESD Ratings 4  |  |  |  |  |  |  |  |  |
|   | 6.3            | Recommended Operating Conditions 4   |  |  |  |  |  |  |  |  |
|   | 6.4            | Thermal Information 5  |  |  |  |  |  |  |  |  |
|   | 6.5            | Electrical Characteristics 5   |  |  |  |  |  |  |  |  |
|   | 6.6            | Switching Characteristics, CL = 15 pF, TA = $-40^{\circ}$ C to +85°C           |  |  |  |  |  |  |  |  |
|   | 6.7            | Switching Characteristics, CL = 30 pF or 50 pF, TA = $-40^{\circ}$ C to +85°C  |  |  |  |  |  |  |  |  |
|   | 6.8            | Switching Characteristics, CL = 30 pF or 50 pF, TA = $-40^{\circ}$ C to +125°C |  |  |  |  |  |  |  |  |
|   | 6.9            | Operating Characteristics  |  |  |  |  |  |  |  |  |
|   | 6.10           | Typical Characteristics 7  |  |  |  |  |  |  |  |  |
| 7 | Para           | ameter Measurement Information   |  |  |  |  |  |  |  |  |

| 8  | Deta | iled Description                                | 10 |
|----|------|---|----|
|    | 8.1  | Overview  | 10 |
|    | 8.2  | Functional Block Diagram                        | 10 |
|    | 8.3  | Feature Description                             | 10 |
|    | 8.4  | Device Functional Modes                         | 10 |
| 9  | App  | lication and Implementation                     | 11 |
|    | 9.1  | Application Information                         | 11 |
|    | 9.2  | Typical Application                             | 11 |
| 10 | Pow  | er Supply Recommendations                       | 12 |
| 11 | Lay  | out   | 13 |
|    | 11.1 | Layout Guidelines                               | 13 |
|    | 11.2 | Layout Example                                  | 13 |
| 12 | Dev  | ice and Documentation Support                   | 14 |
|    | 12.1 | Documentation Support                           | 14 |
|    | 12.2 | Receiving Notification of Documentation Updates | 14 |
|    | 12.3 | Community Resources                             | 14 |
|    | 12.4 | Trademarks                                      | 14 |
|    | 12.5 | Electrostatic Discharge Caution                 | 14 |
| 13 | Mec  | hanical, Packaging, and Orderable               |    |
|    |      | mation  | 14 |
|    |      |   |    |

## **4** Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| С | hanges from Revision G (December 2015) to Revision H                  | Page |
|---|---|------|
| • | Deleted 200-V Machine Model from Features                             | 1    |
| • | Changed pinout images to improve clarity of pin names and pin numbers | 3    |
| • | Added DSBGA pin numbers to Pin Functions table                        | 3    |
| • | Added Operating free-air temperature, T <sub>A</sub> for BGA package  | 5    |
| • | Added Receiving Notification of Documentation Updates section         | 14   |

#### Changes from Revision F (December2013) to Revision G

| • | Added Applications section, Device Information table, ESD Ratings table, Thermal Information table, Feature |   |
|---|---|---|
|   | Description section, Device Functional Modes, Application and Implementation section, Power Supply          |   |
|   | Recommendations section, Layout section, Device and Documentation Support section, and Mechanical,          |   |
|   | Packaging, and Orderable Information section.   | 1 |

#### Changes from Revision E (December 2011) to Revision F

| • | Updated document to new TI data sheet format | 1 |
|---|--|---|
| • | Removed Ordering Information table.          | 1 |
| • | Updated operating temperature range          | 4 |

#### Changes from Revision D (January 2007) to Revision E



www.ti.com


#### Page


Page

Page



## 5 Pin Configuration and Functions





**Pin Functions** 

|                 | PIN                       |       |     |              |  |  |  |
|-----------------|---------------------------|-------|-----|--------------|--|--|--|
| NAME            | SOT-23, SC70,<br>SON, SON | DSBGA | I/O | DESCRIPTION  |  |  |  |
| A               | 1                         | A1    | I   | A Input      |  |  |  |
| В               | 3                         | C1    | I   | B Input      |  |  |  |
| С               | 6                         | A2    | I   | C Input      |  |  |  |
| GND             | 2                         | B1    | —   | Ground       |  |  |  |
| V <sub>CC</sub> | 5                         | B2    | _   | Power Supply |  |  |  |
| Y               | 4                         | C2    | 0   | Y Output     |  |  |  |

Copyright © 2003–2016, Texas Instruments Incorporated

## 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

|                  |   | MIN  | MAX                   | UNIT |
|------------------|---|------|-----------------------|------|
| V <sub>CC</sub>  | Supply voltage  | -0.5 | 6.5                   | V    |
| VI               | Input voltage <sup>(2)</sup>  | -0.5 | 6.5                   | V    |
| Vo               | Voltage applied to any output in the high-impedance or power-off state <sup>(2)</sup> | -0.5 | 6.5                   | V    |
| Vo               | Voltage applied to any output in the high or low state <sup>(2)(3)</sup>              | -0.5 | V <sub>CC</sub> + 0.5 | V    |
| I <sub>IK</sub>  | Input clamp current V <sub>I</sub> < 0  |      | -50                   | mA   |
| I <sub>OK</sub>  | Output clamp current $V_O < 0$  |      | -50                   | mA   |
| I <sub>O</sub>   | Continuous output current   |      | ±50                   | mA   |
|                  | Continuous current through V <sub>CC</sub> or GND                                     |      | ±100                  | mA   |
| TJ               | Junction temperature  |      | 150                   | °C   |
| T <sub>stg</sub> | Storage temperature   | -65  | 150                   | °C   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The value of  $V_{CC}$  is provided in the *Recommended Operating Conditions* table.

### 6.2 ESD Ratings

|                    |               |  | VALUE | UNIT |
|--------------------|---------------|--|-------|------|
| V                  | Electrostatic | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | 2000  | M    |
| V <sub>(ESD)</sub> | discharge     | Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | 1000  | v    |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

See note<sup>(1)</sup>.

|                 |                           |  | MIN                    | MAX                  | UNIT |
|-----------------|---------------------------|--|------------------------|----------------------|------|
| V               | Supply voltage            | Operating  | 1.65                   | 5.5                  | V    |
| V <sub>CC</sub> | Supply voltage            | Data retention only                                  | 1.5                    |                      | v    |
|                 |                           | $V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$ | 0.65 × V <sub>CC</sub> |                      |      |
| V               | Lligh lovel input veltage | $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$           | 1.7                    |                      | V    |
| V <sub>IH</sub> | High-level input voltage  | $V_{CC} = 3 V$ to 3.6 V                              | 2                      |                      | v    |
|                 |                           | $V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$   | $0.7 \times V_{CC}$    |                      |      |
| .,              |                           | $V_{CC} = 1.65 \text{ V} \text{ to } 1.95 \text{ V}$ |                        | $0.35 \times V_{CC}$ |      |
|                 | Low-level input voltage   | V <sub>CC</sub> = 2.3 V to 2.7 V                     |                        | 0.7                  | V    |
| VIL             |                           | $V_{CC} = 3 V$ to 3.6 V                              |                        | 0.8                  | v    |
|                 |                           | $V_{CC} = 4.5 \text{ V} \text{ to } 5.5 \text{ V}$   |                        | $0.3 \times V_{CC}$  |      |
| VI              | Input voltage             |  | 0                      | 5.5                  | V    |
| Vo              | Output voltage            |  | 0                      | V <sub>CC</sub>      | V    |
|                 |                           | V <sub>CC</sub> = 1.65 V                             |                        | -4                   |      |
|                 |                           | V <sub>CC</sub> = 2.3 V                              |                        | -8                   |      |
| I <sub>OH</sub> | High-level output current | <u> </u>   |                        | -16                  | mA   |
|                 |                           | $V_{CC} = 3 V$                                       |                        | -24                  |      |
|                 |                           | V <sub>CC</sub> = 4.5 V                              |                        | -32                  |      |

 All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See Implications of Slow or Floating CMOS Inputs, SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



## **Recommended Operating Conditions (continued)**

See note<sup>(1)</sup>.

|                       |                                    |  | MIN | MAX | UNIT |
|-----------------------|------------------------------------|--|-----|-----|------|
| I <sub>OL</sub>       |                                    | V <sub>CC</sub> = 1.65 V   |     | 4   |      |
|                       |                                    | $V_{CC} = 2.3 V$   |     | 8   |      |
|                       | Low-level output current           | $V_{CC} = 3 V$   |     | 16  | mA   |
|                       |                                    | $v_{CC} = 3 v$   |     | 24  |      |
|                       |                                    | $V_{CC} = 4.5 V$   |     | 32  |      |
|                       |                                    | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}, 2.5 \text{ V} \pm 0.2 \text{ V}$ |     | 20  |      |
| $\Delta t / \Delta v$ | Input transition rise or fall rate | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$                                   |     | 10  | ns/V |
|                       |                                    | $V_{CC} = 5 V \pm 0.5 V$   |     | 10  |      |
| T <sub>A</sub>        | Operating free air temperature     | BGA package  | -40 | 85  | °C   |
|                       | Operating free-air temperature     | All other packages   | -40 | 125 | C    |

#### 6.4 Thermal Information

|                               |  | SN74LVC1G11  |            |           |             |           |      |
|-------------------------------|--|--------------|------------|-----------|-------------|-----------|------|
| THERMAL METRIC <sup>(1)</sup> |  | DBV (SOT-23) | DCK (SC70) | DRY (SON) | YZP (DSBGA) | DSF (SON) | UNIT |
|                               |  | 6 PINS       | 6 PINS     | 6 PINS    | 6 PINS      | 6 PINS    |      |
| $R_{\theta JA}$               | Junction-to-ambient thermal resistance       | 195.9        | 260.1      | 424.6     | 105.8       | 413.7     | °C/W |
| R <sub>0JCtop</sub>           | Junction-to-case (top) thermal resistance    | 177.4        | 98.1       | 309       | 1.6         | 226.6     | °C/W |
| $R_{\theta JB}$               | Junction-to-board thermal resistance         | 51.7         | 63.1       | 292       | 10.8        | 317       | °C/W |
| ΨJT                           | Junction-to-top characterization parameter   | 61.3         | 2.2        | 135.4     | 3.1         | 37.4      | °C/W |
| ΨJB                           | Junction-to-board characterization parameter | 51.3         | 62.4       | 292       | 10.8        | 317       | °C/W |
| R <sub>0JCbot</sub>           | Junction-to-case (bottom) thermal resistance | _            | —          | —         | —           | —         | °C/W |

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

#### 6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

| PARAMETER                 | TEST CONDITIONS   | V <sub>cc</sub> | MIN                   | TYP MAX | UNIT |  |
|---------------------------|---|-----------------|-----------------------|---------|------|--|
|                           | I <sub>OH</sub> = -100 μA   | 1.65 V to 5.5 V | V <sub>CC</sub> – 0.1 |         |      |  |
|                           | $I_{OH} = -4 \text{ mA}$  | 1.65 V          | 1.2                   |         |      |  |
| N                         | $I_{OH} = -8 \text{ mA}$  | 2.3 V           | 1.9                   |         | V    |  |
| V <sub>OH</sub>           | I <sub>OH</sub> = -16 mA  | 3 V             | 2.4                   |         | v    |  |
|                           | $I_{OH} = -24 \text{ mA}$   | 3 V             | 2.3                   |         |      |  |
|                           | $I_{OH} = -32 \text{ mA}$   | 4.5 V           |                       | İ.      |      |  |
|                           | I <sub>OL</sub> = 100 μA  | 1.65 V to 5.5 V |                       | 0.1     |      |  |
|                           | $I_{OL} = 4 \text{ mA}$   | 1.65 V          |                       | 0.45    |      |  |
|                           | $I_{OL} = 8 \text{ mA}$   | 2.3 V           | 2.3 V                 |         |      |  |
| V <sub>OL</sub>           | I <sub>OL</sub> = 16 mA   | 2.)/            |                       | V       |      |  |
|                           | I <sub>OL</sub> = 24 mA   | 3 V             |                       | 0.55    |      |  |
|                           | I <sub>OL</sub> = 32 mA   | 4.5 V           |                       | 0.55    |      |  |
| I <sub>I</sub> All inputs | $V_1 = 5.5 V \text{ or GND}$                                      | 0 to 5.5 V      |                       | ±5      | μA   |  |
| I <sub>off</sub>          | $V_1 \text{ or } V_0 = 5.5 \text{ V}$                             | 0               |                       | ±10     | μA   |  |
| I <sub>CC</sub>           | $V_{I} = 5.5 \text{ V or GND}, \qquad I_{O} = 0$                  | 1.65 V to 5.5 V |                       | 10      | μA   |  |
| ΔI <sub>CC</sub>          | One input at $V_{CC}$ – 0.6 V,<br>Other inputs at $V_{CC}$ or GND | 3 V to 5.5 V    |                       | 500     | μA   |  |
| Ci                        | $V_{I} = V_{CC}$ or GND   | 3.3 V           |                       | 3.5     | pF   |  |

## 6.6 Switching Characteristics, $C_L = 15 \text{ pF}$ , $T_A = -40^{\circ}\text{C}$ to +85°C

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM<br>(INPUT) | TO<br>(OUTPUT) | V <sub>cc</sub>                             | MIN | MAX  | UNIT |
|-----------|-----------------|----------------|---|-----|------|------|
|           |                 |                | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | 2.6 | 15.2 |      |
|           | A D or C        | V              | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  | 1.6 | 5.6  | ~~   |
| īрd       | A, B, or C      | ř              | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  | 1.2 | 4.1  | ns   |
|           |                 |                | $V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$    | 1   | 3.1  |      |

## 6.7 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF, $T_A = -40^{\circ}\text{C}$ to +85°C

over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF or 50 pF (unless otherwise noted) (see Figure 3)

| PARAMETER       | PARAMETER FROM<br>(INPUT) |   | V <sub>cc</sub>                             | MIN | MAX  | UNIT |
|-----------------|---------------------------|---|---|-----|------|------|
|                 |                           |   | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | 2.9 | 17.2 |      |
|                 |                           | X | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  | 1.4 | 6.2  |      |
| <sup>t</sup> pd | A, B, or C                | Y | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  | 1.3 | 4.9  | ns   |
|                 |                           |   | $V_{CC} = 5 V \pm 0.5 V$                    | 1   | 3.5  |      |

## 6.8 Switching Characteristics, $C_L = 30 \text{ pF}$ or 50 pF, $T_A = -40^{\circ}\text{C}$ to +125°C

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 3)

| PARAMETER | FROM TO V <sub>CC</sub> |   | MIN   | MAX | UNIT |    |
|-----------|-------------------------|---|---|-----|------|----|
|           |                         |   | $V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$ | 2.9 | 20   |    |
|           |                         | V | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$  | 1.4 | 7.8  | 20 |
| tpd       | A, B, or C              | ř | $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$  | 1.3 | 6.2  | ns |
|           |                         |   | $V_{CC} = 5 V \pm 0.5 V$                    | 1   | 4.6  |    |


### 6.9 **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


| PARAMETER       |   | TEST CONDITIONS         | V <sub>cc</sub>         | TYP        | UNIT |
|-----------------|---|-------------------------|-------------------------|------------|------|
|                 |   |                         | V <sub>CC</sub> = 1.8 V | 18         |      |
|                 | £ 10 MU                                       | V <sub>CC</sub> = 2.5 V | 19                      | ~ <b>F</b> |      |
| C <sub>pd</sub> | C <sub>pd</sub> Power dissipation capacitance | f = 10 MHz              | V <sub>CC</sub> = 3.3 V | 20         | pF   |
|                 |   | $V_{CC} = 5 V$          | 23                      |            |      |



## 6.10 Typical Characteristics





### 7 Parameter Measurement Information




| TEST                               | S1    |
|------------------------------------|-------|
| t <sub>PLH</sub> /t <sub>PHL</sub> | Open  |
| $t_{PLZ}/t_{PZL}$                  | VLOAD |
| $t_{_{PHZ}}/t_{_{PZH}}$            | GND   |

|                 | INF             | PUTS                           |                    |                     | •     | _            |        |
|-----------------|-----------------|--------------------------------|--------------------|---------------------|-------|--------------|--------|
| V <sub>cc</sub> | V               | t <sub>r</sub> /t <sub>r</sub> | V <sub>M</sub>     | VLOAD               | CL    | R            | V      |
| 1.8 V ± 0.15 V  | V <sub>cc</sub> | ≤2 ns                          | V <sub>cc</sub> /2 | 2 × V <sub>cc</sub> | 15 pF | <b>1 Μ</b> Ω | 0.15 V |
| $2.5~V\pm0.2~V$ | $V_{cc}$        | ≤2 ns                          | V <sub>cc</sub> /2 | 2 × V <sub>cc</sub> | 15 pF | <b>1 Μ</b> Ω | 0.15 V |
| $3.3~V\pm0.3~V$ | 3 V             | ≤2.5 ns                        | 1.5 V              | 6 V                 | 15 pF | <b>1 Μ</b> Ω | 0.3 V  |
| $5 V \pm 0.5 V$ | $V_{cc}$        | ≤2.5 ns                        | V <sub>cc</sub> /2 | 2 × V <sub>cc</sub> | 15 pF | <b>1 Μ</b> Ω | 0.3 V  |







NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z₀ = 50 Ω.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.


#### Figure 2. Load Circuit and Voltage Waveforms



# SCES487H – SEPTEMBER 2003 – REVISED NOVEMBER 2016

#### www.ti.com





Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

- C. All input pulses are supplied by generators having the following characteristics: PRR < 10 MHz,  $Z_0$  = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $\dot{t}_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{\mbox{\tiny PLH}}$  and  $t_{\mbox{\tiny PHL}}$  are the same as  $t_{\mbox{\tiny pd}}$
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 3. Load Circuit and Voltage Waveforms

STRUMENTS

### 8 Detailed Description

#### 8.1 Overview

This 3-input AND gate is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

The SN74LVC1G11 device features a three-input AND gate. The output state is determined by eight patterns of 3-bit input. All inputs can be connected to  $V_{CC}$  or GND.

This device is fully-specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### 8.2 Functional Block Diagram



Figure 4. Logic Diagram (Positive Logic)

#### 8.3 Feature Description

The SN74LVC1G11 device has a wide operating V<sub>CC</sub> range of 1.65 V to 5.5 V, which allows use in a broad range of systems. The 5.5-V I/Os allow down translation and also allow voltages at the inputs when V<sub>CC</sub> = 0 V.

#### 8.4 Device Functional Modes

Table 1 lists the functional modes of SN74LVC1G11.

|   | INPUTS | OUTPUT |   |
|---|--------|--------|---|
| Α | В      | С      | Y |
| Н | Н      | Н      | Н |
| L | Х      | Х      | L |
| Х | L      | Х      | L |
| Х | Х      | L      | L |

#### Table 1. Function Table

Copyright © 2003–2016, Texas Instruments Incorporated



### 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Validate and test the design implementation to confirm system functionality.

#### 9.1 Application Information

The SN74LVC1G11 device offers logical AND configuration for many design applications. This example describes basic power sequencing using the AND gate configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements in order to protect the device from malfunctioning. In the application below, the power-good signals from the supplies tell the MCU to continue an operation.

#### 9.2 Typical Application




Figure 5. Typical Application Diagram

#### 9.2.1 Design Requirements

- Recommended input conditions:
  - For rise time and fall time specifications, see  $\Delta t/\Delta v$  in the *Recommended Operating Conditions* table.
  - For specified high and low levels, see V<sub>IH</sub> and V<sub>IL</sub> in the *Recommended Operating Conditions* table.
  - Inputs and outputs are overvoltage tolerant and can therefore go as high as 5.5 V at any valid V<sub>CC</sub>.
- Recommended output conditions:
  - Load currents must not exceed ±50 mA.
- Frequency selection criterion:
  - Figure 6 illustrates the effects of frequency on output current.
  - Added trace resistance and capacitance can reduce maximum frequency capability. Follow the layout practices listed in the *Layout* section.


### **Typical Application (continued)**

#### 9.2.2 Detailed Design Procedure

The SN74LVC1G11 device uses CMOS technology and has balanced output drive. Avoid bus contentions that can drive currents that can exceed maximum limits.

The SN74LVC1G11 allows for performing the logical AND function with digital signals. Maintain input signals as close as possible to either 0 V or  $V_{CC}$  for optimal operation.

#### 9.2.3 Application Curve



 $V_{CC} = 5 V$ 

#### Figure 6. Simulated Input-to-Output Voltage Response Showing Propagation Delay

#### **10** Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating listed in the *Recommended Operating Conditions* table.

To prevent power disturbance, ensure good bypass capacitance for each V<sub>CC</sub> terminal. For devices with a singlesupply, a 0.1-µF bypass capacitor is recommended. If multiple pins are labeled V<sub>CC</sub>, then a 0.01-µF or 0.022-µF capacitor is recommended for each V<sub>CC</sub> because the V<sub>CC</sub> pins are tied together internally. For devices with dual supply pins operating at different voltages, for example V<sub>CC</sub> and V<sub>DD</sub>, a 0.1-µF bypass capacitor is recommended for each supply pin. To reject different frequencies of noise, use multiple bypass capacitors in parallel. Capacitors with values of 0.1 µF and 1 µF are commonly used in parallel. Place the bypass capacitor as close to the power terminal as possible for best results.



## 11 Layout

#### 11.1 Layout Guidelines

When using multiple-bit logic devices, inputs must never float.

In many cases, functions (or parts of functions) of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or when only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected, because the undefined voltages at the outside connections result in undefined operational states. Figure 7 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they are tied to GND or  $V_{CC}$ , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it disables the output section of the part when asserted, which does not disable the input section of the I/Os. Therefore, the I/Os cannot float when disabled.

#### 11.2 Layout Example




Figure 7. Layout Diagrams

Texas Instruments

www.ti.com

### **12 Device and Documentation Support**

#### **12.1** Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs, SCBA004
- Selecting the Right Texas Instruments Signal Switch, SZZA030

#### 12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.



22-Feb-2017

## PACKAGING INFORMATION

| Orderable Device  | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2)            | Lead/Ball Finish<br>(6) | MSL Peak Temp      | Op Temp (°C) | Device Marking<br>(4/5)        | Samples |
|-------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|--------------------|--------------|--------------------------------|---------|
| SN74LVC1G11DBVR   | ACTIVE        | SOT-23       | DBV                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU   CU SN       | Level-1-260C-UNLIM | -40 to 125   | (C115 ~ C11F ~<br>C11K ~ C11R) | Samples |
| SN74LVC1G11DBVRE4 | ACTIVE        | SOT-23       | DBV                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | C11F                           | Samples |
| SN74LVC1G11DBVRG4 | ACTIVE        | SOT-23       | DBV                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | C11F                           | Samples |
| SN74LVC1G11DCKR   | ACTIVE        | SC70         | DCK                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | (C35 ~ C3F ~ C3K ~<br>C3R)     | Samples |
| SN74LVC1G11DCKRE4 | ACTIVE        | SC70         | DCK                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | (C35 ~ C3F ~ C3K ~<br>C3R)     | Samples |
| SN74LVC1G11DCKRG4 | ACTIVE        | SC70         | DCK                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | (C35 ~ C3F ~ C3K ~<br>C3R)     | Samples |
| SN74LVC1G11DRYR   | ACTIVE        | SON          | DRY                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | C3                             | Samples |
| SN74LVC1G11DSFR   | ACTIVE        | SON          | DSF                | 6    | 5000           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU               | Level-1-260C-UNLIM | -40 to 125   | C3                             | Samples |
| SN74LVC1G11YZPR   | ACTIVE        | DSBGA        | YZP                | 6    | 3000           | Green (RoHS<br>& no Sb/Br) | SNAGCU                  | Level-1-260C-UNLIM | -40 to 85    | C3N                            | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



22-Feb-2017

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN74LVC1G11 :

#### Automotive: SN74LVC1G11-Q1

• Enhanced Product: SN74LVC1G11-EP

NOTE: Qualified Version Definitions:

- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Enhanced Product Supports Defense, Aerospace and Medical Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal |                 |                    |   |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN74LVC1G11DBVR             | SOT-23          | DBV                | 6 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G11DBVRG4           | SOT-23          | DBV                | 6 | 3000 | 178.0                    | 9.0                      | 3.23       | 3.17       | 1.37       | 4.0        | 8.0       | Q3               |
| SN74LVC1G11DCKR             | SC70            | DCK                | 6 | 3000 | 180.0                    | 9.2                      | 2.3        | 2.55       | 1.2        | 4.0        | 8.0       | Q3               |
| SN74LVC1G11DCKR             | SC70            | DCK                | 6 | 3000 | 178.0                    | 9.2                      | 2.4        | 2.4        | 1.22       | 4.0        | 8.0       | Q3               |
| SN74LVC1G11DRYR             | SON             | DRY                | 6 | 5000 | 180.0                    | 9.5                      | 1.15       | 1.6        | 0.75       | 4.0        | 8.0       | Q1               |
| SN74LVC1G11DSFR             | SON             | DSF                | 6 | 5000 | 180.0                    | 9.5                      | 1.16       | 1.16       | 0.5        | 4.0        | 8.0       | Q2               |
| SN74LVC1G11YZPR             | DSBGA           | YZP                | 6 | 3000 | 178.0                    | 9.2                      | 1.02       | 1.52       | 0.63       | 4.0        | 8.0       | Q1               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

10-Nov-2016



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LVC1G11DBVR   | SOT-23       | DBV             | 6    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G11DBVRG4 | SOT-23       | DBV             | 6    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G11DCKR   | SC70         | DCK             | 6    | 3000 | 205.0       | 200.0      | 33.0        |
| SN74LVC1G11DCKR   | SC70         | DCK             | 6    | 3000 | 180.0       | 180.0      | 18.0        |
| SN74LVC1G11DRYR   | SON          | DRY             | 6    | 5000 | 184.0       | 184.0      | 19.0        |
| SN74LVC1G11DSFR   | SON          | DSF             | 6    | 5000 | 184.0       | 184.0      | 19.0        |
| SN74LVC1G11YZPR   | DSBGA        | YZP             | 6    | 3000 | 220.0       | 220.0      | 35.0        |

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
  - A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
  - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



## **MECHANICAL DATA**



- C. SON (Small Outline No-Lead) package configuration.
- $\Delta$  The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- 🖄 See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

TEXAS INSTRUMENTS www.ti.com

# **MECHANICAL DATA**

## PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

DSF (S-PX2SON-N6)

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
   This drawing is subject to change without notice.
   Reference JEDEC registration MO-287, variation X2AAF.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



# **YZP0006**



# **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. NanoFree<sup>™</sup> package configuration.



# YZP0006

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



# YZP0006

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



#### IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your noncompliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products <a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation modules, and samples (<a href="http://www.ti.com/sc/docs/stdterms.htm">http://www.ti.com/sc/docs/stdterms.htm</a>), evaluation

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated