

IMPORTANT NOTICE All new designs should use XC3000A or XC3100A. Information on XC3000 and XC3100 is presented here as reference for existing designs.

XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families

Product Description

Features

- Complete line of five related Field Programmable Gate Array product families
- XC3000, XC3000A, XC3000L, XC3100, XC3100A
- Ideal for a wide range of custom VLSI design tasks
 - Replaces TTL, MSI, and other PLD logic
 - Integrates complete sub-systems into a single package
 - Avoids the NRE, time delay, and risk of conventional masked gate arrays
- High-performance CMOS static memory technology
 - Guaranteed toggle rates of 70 to 325 MHz, logic delays from 9 to 2.2 ns
 - System clock speeds over 80 MHz
 - Low quiescent and active power consumption
- Flexible FPGA architecture
 - Compatible arrays ranging from 1,000 to 7,500 gate complexity
 - Extensive register, combinatorial, and I/O capabilities
 - High fan-out signal distribution, low-skew clock nets
 - Internal 3-state bus capabilities
 - TTL or CMOS input thresholds
 - On-chip crystal oscillator amplifier
- Unlimited reprogrammability
 - Easy design iteration
 - In-system logic changes
- Extensive Packaging Options
 - Over 20 different packages
 - Plastic and ceramic surface-mount and pin-gridarray packages
 - Thin and Very Thin Quad Flat Pack (TQFP and VQFP) options
- Ready for volume production
 - Standard, off-the-shelf product availability
 - 100% factory pre-tested devices
 - Excellent reliability record

- Complete XACT Development System
 - Schematic capture, automatic place and route
 Logic and timing simulation
 - Interactive design editor for design optimization
 - Timing calculator
 - Interfaces to popular design environments like Viewlogic, Cadence, Mentor Graphics, and others

Description

The CMOS XC3000 Class of Logic Cell Array (LCA) families provide a group of high-performance, high-density, digital integrated circuits. Their regular, extendable, flexible, user-programmable array architecture is composed of a configuration program store plus three types of configurable elements: a perimeter of I/O Blocks (IOBs), a core array of Configurable Logic Bocks (CLBs) and resources for interconnection. The general structure of an LCA device is shown in Figure 1 on the next page. The XACT development system provides schematic capture and auto place-and-route for design entry. Logic and timing simulation, and in-circuit emulation are available as design verification alternatives. The design editor is used for interactive design optimization, and to compile the data pattern that represents the configuration program.

The LCA user logic functions and interconnections are determined by the configuration program data stored in internal static memory cells. The program can be loaded in any of several modes to accommodate various system requirements. The program data resides externally in an EEPROM, EPROM or ROM on the application circuit board, or on a floppy disk or hard disk. On-chip initialization logic provides for optional automatic loading of program data at power-up. The companion XC17XX Serial Configuration PROMs provide a very simple serial configuration program storage in a one-time programmable package.

			User I/Os	1	Horizontai	Configuration
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits
XC3020, 3020A, 3020L, 3120, 3120A	64	8 x 8	64	256	16	14,779
XC3030, 3030A, 3030L, 3130, 3130A	100	10 x 10	80	360	20	22,176
XC3042, 3042A, 3042L, 3142, 3142A	144	12 x 12	96	480	24	30,784
XC3064, 3064A, 3064L, 3164, 3164A	224	16 x 14	120	688	32	46,064
XC3090, 3090A, 3090L, 3190, 3190A	320	16 x 20	144	928	40	64,160
XC3195, 3195A	484	22 x 22	176	1,320	44	94,984

The XC3000 Logic Cell Array families provide a variety of logic capacities, package styles, temperature ranges and speed grades.

Architecture

The perimeter of configurable IOBs provides a programmable interface between the internal logic array and the device package pins. The array of CLBs performs user-specified logic functions. The interconnect resources are programmed to form networks, carrying logic signals among blocks, analogous to printed circuit board traces connecting MSI/SSI packages.

The block logic functions are implemented by programmed look-up tables. Functional options are implemented by program-controlled multiplexers. Interconnecting networks between blocks are implemented with metal segments joined by program-controlled pass transistors.

These LCA functions are established by a configuration program which is loaded into an internal, distributed array of configuration memory cells. The configuration program is loaded into the LCA device at power-up and may be reloaded on command. The Logic Cell Array includes logic and control signals to implement automatic or passive configuration. Program data may be either bit serial or byte parallel. The XACT development system generates the configuration program bitstream used to configure the LCA device. The memory loading process is independent of the user logic functions.

Configuration Memory

The static memory cell used for the configuration memory in the Logic Cell Array has been designed specifically for high reliability and noise immunity. Integrity of the LCA device configuration memory based on this design is assured even under adverse conditions. Compared with other programming alternatives, static memory provides the best combination of high density, high performance, high reliability and comprehensive testability. As shown in Figure 2, the basic memory cell consists of two CMOS inverters plus a pass transistor used for writing and reading cell data. The cell is only written during configuration and only read during readback. During normal operation. the cell provides continuous control and the pass transistor is off and does not affect cell stability. This is quite different from the operation of conventional memory devices, in which the cells are frequently read and rewritten.






Figure 1. Logic Cell Array Structure.

It consists of a perimeter of programmable I/O blocks, a core of configurable logic blocks and their interconnect resources. These are all controlled by the distributed array of configuration program memory cells.





The memory cell outputs Q and Q use ground and $V_{\rm CC}$ levels and provide continuous, direct control. The additional capacitive load together with the absence of address decoding and sense amplifiers provide high stability to the cell. Due to the structure of the configuration memory cells, they are not affected by extreme power-supply excursions or very high levels of alpha particle radiation. In reliability testing, no soft errors have been observed even in the presence of very high doses of alpha radiation.

The method of loading the configuration data is selectable. Two methods use serial data, while three use byte-wide data. The internal configuration logic utilizes framing information, embedded in the program data by the XACT development system, to direct memory-cell loading. The serial-data framing and length-count preamble provide programming compatibility for mixes of various LCA device devices in a synchronous, serial, daisy-chain fashion.

VO Block

Each user-configurable IOB shown in Figure 3, provides an interface between the external package pin of the device and the internal user logic. Each IOB includes both registered and direct input paths. Each IOB provides a programmable 3-state output buffer, which may be driven by a registered or direct output signal. Configuration options allow each IOB an inversion, a controlled slew rate and a high impedance pull-up. Each input circuit also provides input clamping diodes to provide electrostatic protection, and circuits to inhibit latch-up produced by input currents.




Figure 3. Input/Output Block.

Each IOB includes input and output storage elements and I/O options selected by configuration memory cells. A choice of two clocks is available on each die edge. The polarity of each clock line (not each flip-flop or latch) is programmable. A clock line that triggers the flip-flop on the rising edge is an active Low Latch Enable (Latch transparent) signal and vice versa. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are programmed for TTL or CMOS thresholds.

XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families

The input-buffer portion of each IOB provides threshold detection to translate external signals applied to the package pin to internal logic levels. The global input-buffer threshold of the IOBs can be programmed to be compatible with either TTL or CMOS levels. The buffered input signal drives the data input of a storage element, which may be configured as either a flip-flop or a latch. The clocking polarity (rising/falling edge-triggered flip-flop, High/Low transparent latch) is programmable for each of the two clock lines on each of the four die edges. Note that a clock line driving a rising edge-triggered flip-flop makes any latch driven by the same line on the same edge Lowlevel transparent and vice versa (falling edge, High transparent). All Xilinx primitives in the supported schematic-entry packages, however, are positive edgetriggered flip-flops or High transparent latches. When one clock line must drive flip-flops as well as latches, it is necessary to compensate for the difference in clocking polarities with an additional inverter either in the flip-flop clock input or the latch-enable input. I/O storage elements are reset during configuration or by the active-Low chip RESET input. Both direct input (from IOB pin I) and registered input (from IOB pin Q) signals are available for interconnect.

For reliable operation, inputs should have transition times of less than 100 ns and should not be left floating. Floating CMOS input-pin circuits might be at threshold and produce oscillations. This can produce additional power dissipation and system noise. A typical hysteresis of about 300 mV reduces sensitivity to input noise. Each user IOB includes a programmable high-impedance pull-up resistor, which may be selected by the program to provide a constant High for otherwise undriven package pins. Although the Logic Cell Array provides circuitry to provide input protection for electrostatic discharge, normal CMOS handling precautions should be observed.

Flip-flop loop delays for the IOB and logic-block flip-flops are about 3 ns. This short delay provides good performance under asynchronous clock and data conditions. Short loop delays minimize the probability of a metastable condition that can result from assertion of the clock during data transitions. Because of the short-loop-delay characteristic in the Logic Cell Array, the IOB flip-flops can be used to synchronize external signals applied to the device. Once synchronized in the IOB, the signals can be used internally without further consideration of their clock relative timing, except as it applies to the internal logic and routing-path delays.

IOB output buffers provide CMOS-compatible 4-mA source-or-sink drive for high fan-out CMOS or TTL-compatible signal levels (8 mA in the XC3100 family). The network driving IOB pin O becomes the registered or direct data source for the output buffer. The 3-state control signal

(IOB) pin FT can control output activity. An open-drain output may be obtained by using the same signal for driving the output and 3-state signal nets so that the buffer output is enabled only for a Low.

Configuration program bits for each IOB control features such as optional output register, logic signal inversion, and 3-state and slew-rate control of the output.

The program-controlled memory cells of Figure 3 control the following options.

- Logic inversion of the output is controlled by one configuration program bit per IOB.
- Logic 3-state control of each IOB output buffer is determined by the states of configuration program bits which turn the buffer on, or off, or select the output buffer 3-state control interconnection (IOB pin T). When this IOB output control signal is High, a logic one, the buffer is **disabled** and the package pin is high impedance. When this IOB output control signal is Low, a logic zero, the buffer is **enabled** and the package pin is active. Inversion of the buffer 3-state control-logic sense (output enable) is controlled by an additional configuration program bit.
- Direct or registered output is selectable for each IOB. The register uses a positive-edge, clocked flip-flop. The clock source may be supplied (IOB pin OK) by either of two metal lines available along each die edge. Each of these lines is driven by an invertible buffer.
- Increased output transition speed can be selected to improve critical timing. Slower transitions reduce capacitive-load peak currents of non-critical outputs and minimize system noise.
- An internal high-impedance pull-up resistor (active by default) prevents unconnected inputs from floating.


Summary of I/O Options

- Inputs
- Direct
- Flip-flop/latch
- CMOS/TTL threshold (chip inputs)
- Pull-up resistor/open circuit
- Outputs
 - Direct/registered
 - Inverted/not
 - 3-state/on/off
 - Full speed/slew limited
 - 3-state/output enable (inverse)

Configurable Logic Block

The array of CLBs provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. The XC3020 has 64 such blocks arranged in 8 rows and 8 columns. The XACT development system is used to compile the configuration data which is to be loaded into the internal configuration memory to define the operation and interconnection of each block. User definition of CLBs and their interconnecting networks may be done by automatic translation from a schematic-capture logic diagram or optionally by installing library or user macros. Each CLB has a combinatorial logic section, two flip-flops, and an internal control section. See Figure 4. There are: five logic inputs (A, B, C, D and E); a common clock input (K); an asynchronous direct RESET input (RD); and an enable clock (EC). All may be driven from the interconnect resources adjacent to the blocks. Each CLB also has two outputs (X and Y) which may drive interconnect networks.

Data input for either flip-flop within a CLB is supplied from the function F or G outputs of the combinatorial logic, or the block input, DI. Both flip-flops in each CLB share the






Figure 5

- 5a. Combinatorial Logic Option FG generates two functions of four variables each. One variable, A, must be common to both functions. The second and third variable can be any choice of of B, C, QX and QY The fourth variable can be any choice of D or E.
- Combinatorial Logic Option F generates any function of five variables: A, D, E and and two choices out of B, C, QX, QY.
- 5c. Combinatorial Logic Option FGM allows variable E to select between two functions of four variables: Both have common inputs A and D and any choice out of B, C, QX and QY for the remaining two variables. Option 3 can then implement some functions of six or seven variables.




Figure 6. C8BCP Macro.

The C8BCP macro (modulo-8 binary counter with parallel enable and clock enable) uses one combinatorial logic block of each option. asynchronous RD which, when enabled and High, is dominant over clocked inputs. All flip-flops are reset by the active-Low chip input, RESET, or during the configuration process. The flip-flops share the enable clock (EC) which, when Low, recirculates the flip-flops' present states and inhibits response to the data-in or combinatorial function inputs on a CLB. The user may enable these control inputs and select their sources. The user may also select the clock net input (K), as well as its active sense within each CLB. This programmable inversion eliminates the need to route both phases of a clock signal throughout the device. Flexible routing allows use of common or individual CLB clocking.

The combinatorial-logic portion of the CLB uses a 32 by 1 look-up table to implement Boolean functions. Variables selected from the five logic inputs and two internal block flip-flops are used as table address inputs. The combinatorial propagation delay through the network is independent of the logic function generated and is spike free for single input variable changes. This technique can generate two independent logic functions of up to four variables each as shown in Figure 5a, or a single function of five variables as shown in Figure 5b, or some functions of seven variables as shown in Figure 5c. Figure 6 shows a modulo-8 binary counter with parallel enable. It uses one CLB of each type. The partial functions of six or seven variables are implemented using the input variable (E) to dynamically select between two functions of four different variables. For the two functions of four variables each, the independent results (F and G) may be used as data inputs to either flip-flop or either logic block output. For the single function of five variables and merged functions of six or seven variables, the F and G outputs are identical. Symmetry of the F and G functions and the flip-flops allows the interchange of CLB outputs to optimize routing efficiencies of the networks interconnecting the CLBs and IOBs.

Programmable Interconnect

Programmable-interconnection resources in the Logic Cell Array provide routing paths to connect inputs and outputs of the IOBs and CLBs into logic networks. Interconnections between blocks are composed of a two-layer grid of metal segments. Specially designed pass transistors, each controlled by a configuration bit, form programmable interconnect points (PIPs) and switching matrices used to implement the necessary connections between selected metal segments and block pins. Figure 7 is an example of a routed net. The XACT development system provides automatic routing of these interconnections. Interactive routing (Editnet) is also available for design optimization. The inputs of the CLBs or IOBs are multiplexers which can be programmed to select an input network from the adjacent interconnect segments. *Since the* switch connections to block inputs are unidirectional, as are block outputs, they are usable only for block input connection and not for routing. Figure 8 illustrates routing access to logic block input variables, control inputs and block outputs. Three types of metal resources are provided to accommodate various network interconnect requirements.

- General Purpose Interconnect
- Direct Connection
- Longlines (multiplexed busses and wide AND gates)

General Purpose Interconnect

General purpose interconnect, as shown in Figure 9, consists of a grid of five horizontal and five vertical metal segments located between the rows and columns of logic and IOBs. Each segment is the height or width of a logic block. Switching matrices join the ends of these segments and allow programmed interconnections between the metal grid segments of adjoining rows and columns. The switches of an unprogrammed device are all non-conducting. The connections through the switch matrix may be established by the automatic routing or by using Editnet to select the desired pairs of matrix pins to be connected or disconnected. The legitimate switching matrix combinations for each pin are indicated in Figure 10 and may be highlighted by the use of the Show-Matrix command in the XACT system.




Figure 7.

An XACT view of routing resources used to form a typical interconnection network from CLB GA.




Figure 8. XACT Development System Locations of interconnect access, CLB control inputs, logic inputs and outputs. The dot pattern represents the available programmable interconnection points (PIPs).

Some of the interconnect PIPs are directional. This is indicated on the XACT design editor status line:

ND is a nondirectional interconnection.

D:H->V is a PIP that drives from a horizontal to a vertical line.

D:V->H is a PIP that drives from a vertical to a horizontal line.

D:C->T is a "T" PIP that drives from a cross of a T to the tail. D:CW is a corner PIP that drives in the clockwise direction.

P0 indicates the PIP is non-conducting, P1 is on.

XILINX




Figure 9. LCA General-Purpose Interconnect,

Composed of a grid of metal segments that may be interconnected through switch matrices to form networks for CLB and IOB inputs and outputs.

Special buffers within the general interconnect areas provide periodic signal isolation and restoration for improved performance of lengthy nets. The interconnect buffers are available to propagate signals in either direction on a given general interconnect segment. These bidirectional (bidi) buffers are found adjacent to the switching matrices, above and to the right and may be highlighted by the use of the Show BIDI command in the XACT system. The other PIPs adjacent to the matrices are accessed to or from Longlines. The development system automatically defines the buffer direction based on the location of the interconnection network source. The delay calculator of the XACT development system automatically calculates and displays the block, interconnect and buffer delays for any paths selected. Generation of the simulation netlist with a worst-case delay model is provided by an XACT option.

Direct Interconnect

Direct interconnect, shown in Figure 11, provides the most efficient implementation of networks between adjacent CLBs or I/O Blocks. Signals routed from block to block using the direct interconnect exhibit minimum interconnect propagation and use no general interconnect resources. For each CLB, the X output may be connected directly to the B input of the CLB immediately to its right and to the C input of the CLB to its left. The Y output can use direct interconnect to drive the D input of the block immediately above and the A input of the block below. Direct intercon-




Figure 10. Switch Matrix Interconnection Options for Each Pin. Switch matrices on the edges are different. Use Show Matrix menu option in the XACT system




Figure 11. CLB X and Y Outputs. The X and Y outputs of each CLB have single contact, direct access to inputs of adjacent CLBs




Figure 12. XC3020 Die-Edge IOBs. The XC3020 die-edge IOBs are provided with direct access to adjacent CLBs.

nect should be used to maximize the speed of highperformance portions of logic. Where logic blocks are adjacent to IOBs, direct connect is provided alternately to the IOB inputs (I) and outputs (O) on all four edges of the die. The right edge provides additional direct connects from CLB outputs to adjacent IOBs. Direct interconnections of IOBs with CLBs are shown in Figure 12.

Longlines

The Longlines bypass the switch matrices and are intended primarily for signals that must travel a long distance, or must have minimum skew among multiple destinations. Longlines, shown in Figure 13, run vertically and horizontally the height or width of the interconnect area. Each interconnection column has three vertical Longlines, and each interconnection row has two horizontal Longlines. Two additional Longlines are located adjacent to the outer sets of switching matrices. In devices larger than the XC3020, two vertical Longlines in each column are connectable half-length lines. On the XC3020, only the outer Longlines are connectable half-length lines.

Longlines can be driven by a logic block or IOB output on a column-by-column basis. This capability provides a common low skew control or clock line within each column of logic blocks. Interconnections of these Longlines are shown in Figure 14. Isolation buffers are provided at each input to a Longline and are enabled automatically by the development system when a connection is made. A buffer in the upper left corner of the LCA chip drives a global net which is available to all K inputs of logic blocks. Using the global buffer for a clock signal provides a skewfree, high fan-out, synchronized clock for use at any or all of the IOBs and CLBs. Configuration bits for the K input to each logic block can select this global line or another routing resource as the clock source for its flip-flops. This net may also be programmed to drive the die edge clock lines for IOB use. An enhanced speed, CMOS threshold, direct access to this buffer is available at the second pad from the top of the left die edge.

A buffer in the lower right corner of the array drives a horizontal Longline that can drive programmed connections to a vertical Longline in each interconnection column. This alternate buffer also has low skew and high fan-out. The network formed by this alternate buffer's Longlines can be selected to drive the K inputs of the CLBs. CMOS threshold, high speed access to this buffer is available from the third pad from the bottom of the right die edge.

Internal Busses

A pair of 3-state buffers, located adjacent to each CLB, permits logic to drive the horizontal Longlines. Logic operation of the 3-state buffer controls allows them to implement wide multiplexing functions. Any 3-state buffer input can be selected as drive for the horizontal long-line bus by applying a Low logic level on its 3-state control line. See Figure 15a. The user is required to avoid contention which can result from multiple drivers with opposing logic




Figure 13. Horizonta) and Vertical Longlines. These Longlines provide high fan-out, low-skew signal distribution in each row and column. The global buffer in the upper left die corner drives a common line throughout the LCA device.

levels. Control of the 3-state input by the same signal that drives the buffer input, creates an open-drain wired-AND function. A logic High on both buffer inputs creates a high impedance, which represents no contention. A logic Low enables the buffer to drive the Longline Low. See Figure 15b. Pull-up resistors are available at each end of the Longline to provide a High output when all connected buffers are non-conducting. This forms fast, wide gating functions. When data drives the inputs, and separate signals drive the 3-state control lines, these buffers form multiplexers (3-state busses). In this case, care must be used to prevent contention through multiple active buffers




Figure 14. Programmable Interconnection of Longlines. This is provided at the edges of the routing area. Three-state buffers allow the use of horizontal Longlines to form on-chip wired AND and multiplexed buses. The left two non-clock vertical Longlines per column (except XC3020) and the outer perimeter Longlines may be programmed as connectible half-length lines.




Figure 15b. 3-State Buffers Implement a Multiplexer. The selection is accomplished by the buffer 3-state signal.

of conflicting levels on a common line. Each horizontal Longline is also driven by a weak keeper circuit that prevents undefined floating levels by maintaining the previous logic level when the line is not driven by an active buffer or a pull-up resistor. Figure 16 shows 3-state buffers, Longlines and pull-up resistors.

Crystal Oscillator

Figure 16 also shows the location of an internal high speed inverting amplifier which may be used to implement an onchip crystal oscillator. It is associated with the auxiliary buffer in the lower right corner of the die. When the oscillator is configured by MakeBits and connected as a signal source, two special user IOBs are also configured to connect the oscillator amplifier with external crystal oscillator components as shown in Figure 17. A divide by two option is available to assure symmetry. The oscillator circuit becomes active early in the configuration process to allow the oscillator to stabilize. Actual internal connection is delayed until completion of configuration. In Figure 17 the feedback resistor R1, between the output and input. biases the amplifier at threshold. The inversion of the amplifier, together with the R-C networks and an AT-cut series resonant crystal, produce the 360-degree phase shift of the Pierce oscillator. A series resistor R2 may be included to add to the amplifier output impedance when needed for phase-shift control, crystal resistance matching, or to limit the amplifier input swing to control clipping at large amplitudes. Excess feedback voltage may be corrected by the ratio of C2/C1. The amplifier is designed to be used from 1 MHz to about one-half the specified CLB toggle frequency. Use at frequencies below 1 MHz may require individual characterization with respect to a series




Figure 16. XACT Development System. An extra large view of possible interconnections in the lower right corner of the XC3020.

XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families




Figure 17. Crystal Oscillator Inverter. When activated in the MakeBits program and by selecting an output network for its buffer, the crystal oscillator inverter uses two unconfigured package pins and external components to implement an oscillator. An optional divide-by-two mode is available to assure symmetry.

resistance. Crystal oscillators above 20 MHz generally require a crystal which operates in a third overtone mode, where the fundamental frequency must be suppressed by an inductor across C2, turning this parallel resonant circuit to double the fundamental crystal frequency, i.e., 2/3 of the desired third harmonic frequency network. When the oscillator inverter is not used, these IOBs and their package pins are available for general user I/O.

Programming

Table 1

MO	M1	M2	CCLK	Mode	Data
0	0	0	output	Master	Bit Serial
0	0	1	output	Master	Byte Wide Addr. = 0000 up
0	1	0		reserved	
0	1	1	output	Master	Byte Wide Addr. = FFFF
					down
1	0	0		reserved	흔두는 그 이 것도를 올랐다
1	0	1	output	Periphera	Byte Wide
1	1	0	_	reserved	승규는 물건을 걸려 가슴을 걸려 가슴을 걸려 주셨다.
1	া	1	input	Slave	Bit Serial

Initialization Phase

An internal power-on-reset circuit is triggered when power is applied. When Vcc reaches the voltage at which portions of the LCA device begin to operate (nominally 2.5 to 3 V), the programmable I/O output buffers are 3-stated and a high-impedance pull-up resistor is provided for the user I/O pins. A time-out delay is initiated to allow the power supply voltage to stabilize. During this time the powerdown mode is inhibited. The Initialization state time-out (about 11 to 33 ms) is determined by a 14-bit counter driven by a self-generated internal timer. This nominal 1-MHz timer is subject to variations with process, temperature and power supply. As shown in Table 1, five configuration mode choices are available as determined by the input levels of three mode pins; M0, M1 and M2.

In Master configuration modes, the LCA device becomes the source of the Configuration Clock (CCLK). The beginning of configuration of devices using Peripheral or Slave modes must be delayed long enough for their initialization to be completed. An LCA device with mode lines selecting a Master configuration mode extends its initialization state using four times the delay (43 to 130 ms) to assure that all daisy-chained slave devices, which it may be driving, will

E XHINX


be ready even if the master is very fast, and the slave(s) very slow. Figure 18 shows the state sequences. At the end of Initialization, the LCA device enters the Clear state where it clears the configuration memory. The active Low, open-drain initialization signal INIT indicates when the Initialization and Clear states are complete. The LCA device tests for the absence of an external active Low RESET before it makes a final sample of the mode lines and enters the Configuration state. An external wired-AND of one or more INIT pins can be used to control configuration by the assertion of the active-Low RESET of a master mode device or to signal a processor that the LCA devices are not yet initialized.

If a configuration has begun, a re-assertion of RESET for a minimum of three internal timer cycles will be recognized and the LCA device will initiate an abort, returning to the Clear state to clear the partially loaded configuration memory words. The LCA device will then resample RE-SET and the mode lines before re-entering the Configuration state.

A re-program is initiated when a configured XC3000 family device senses a High-to-Low transition and subsequent >6 μ s Low level on the Done/PROG package pin, or, if this pin is externally held permanently Low, a High-to-Low transition and subsequent >6 μ s Low time on the RESET package pin.

The LCA device returns to the Clear state where the configuration memory is cleared and mode lines resampled, as for an aborted configuration. The complete configuration program is cleared and loaded during each configuration program cycle. Length count control allows a system of multiple Logic Cell Arrays, of assorted sizes, to begin operation in a synchronized fashion. The configuration program generated by the MakePROM program of the XACT development system begins with a preamble of 111111110010 followed by a 24-bit length count representing the total number of configuration clocks needed to complete loading of the configuration program(s). The data framing is shown in Figure 19. All LCA devices connected in series read and shift preamble and length count in on positive and out on negative configuration clock edges. An LCA device which has received the preamble and length count then presents a High Data Out until it has intercepted the appropriate number of data frames. When the configuration program memory of an LCA device is full and the length count does not yet compare, the LCA device shifts any additional data through, as it did for preamble and length count.

When the LCA device configuration memory is full and the length count compares, the LCA device will execute a synchronous start-up sequence and become operational. See Figure 20. Two CCLK cycles after the completion of loading configuration data, the user I/O pins are enabled as configured. As selected in MakeBits, the internal user-logic RESET is released either one clock cycle before or after the I/O pins become active. A similar timing selection is programmable for the DONE/PROG output signal. DONE/PROG may also be programmed to be an open drain or include a pull-up resistor to accommodate wired ANDing. The High During Configuration (HDC) and Low During Configuration (LDC) are two user I/O pins which are driven active while an LCA device is in its Initialization,





Clear or Configure states. They and DONE/PROG provide signals for control of external logic signals such as RESET. bus enable or PROM enable during configuration. For parallel Master configuration modes, these signals provide PROM enable control and allow the data pins to be shared with user logic signals.


User I/O inputs can be programmed to be either TTL or CMOS compatible thresholds. At power-up, all inputs have TTL thresholds and can change to CMOS thresholds

at the completion of configuration if the user has selected CMOS thresholds. The threshold of PWBDWN and the direct clock inputs are fixed at a CMOS level.

If the crystal oscillator is used, it will begin operation before configuration is complete to allow time for stabilization before it is connected to the internal circuitry.

Configuration Data

Configuration data to define the function and interconnection within a Logic Cell Array is loaded from an external



*The LCA Device Require Four Dummy Bits Min: XACT Software Generates Fight Dummy Bits

XC3020 XC3030 XC3042 XC3064 XC3090 XC3020A XC3030A XC3042A XC3064A XC3090A XC3020L XC3030L XC3042L XC3064L XC3090L XC3195 XC3120 XC3130 XC3142 XC3164 XC3190 Device XC3120A XC3142A XC3164A XC3190A XC3195A XC3130A Gates 1.000 to 1.500 to 2.000 to 3.500 to 5.000 to 6.500 to 1.500 2.000 3,000 4.500 6.000 7.500 CLBs 64 100 144 224 320 484 Row x Col (8 x 8) (10×10) (12×12) (16 x 14) (20 x 16) (22 x 22) **IOBs** 64 80 96 120 144 176 Flip-flops 256 360 480 688 928 1,320 Horizontal Longlines 16 20 24 32 40 44 TBUFs/Horizontal LL 9 23 11 13 15 17 Bits per Frame 75 92 108 140 172 188 (including1 start and 3 stop bits) Frames 197 241 285 329 373 505 Program Data = 22,176 30.784 46.064 94.944 14,779 64,160 Bits x Frames + 4 bits (excludes header) PROM size (bits) = 14,819 22,216 30.824 46,104 64,200 94.984 Program Data + 40-bit Header

Figure 19. Internal Configuration Data Structure for an LCA Device. This shows the preamble, length count and data frames generated by the XACT Development System.

The Length Count produced by the MakeBits program = [(40-bit preamble + sum of program data + 1 per daisy chain device) rounded up to multiple of 8] – ($2 \le K \le 4$) where K is a function of DONE and RESET timing selected. An additional 8 is added if roundup increment is less than K. K additional clocks are needed to complete start-up after length count is reached.




Figure 20. Configuration and Start-up of One or More LCA Devices.

storage at power-up and after a re-program signal. Several methods of automatic and controlled loading of the required data are available. Logic levels applied to mode selection pins at the start of configuration time determine the method to be used. See Table 1. The data may be either bit-serial or byte-parallel, depending on the configuration mode. The different LCA devices have different sizes and numbers of data frames. To maintain compatibility between various device types, the Xilinx product families use compatible configuration formats. For the XC3020, configuration requires 14779 bits for each device, arranged in 197 data frames. An additional 40 bits are used in the header. See Figure 20. The specific data format for each device is produced by the MakeBits command of the development system and one or more of these files can then be combined and appended to a length count preamble and be transformed into a PROM format file by the MakePROM command of the XACT development system. A compatibility exception precludes the use of an XC2000-series device as the master for XC3000series devices if their DONE or RESET are programmed to occur after their outputs become active.

The Tie Option of the MakeBits program defines output levels of unused blocks of a design and connects these to unused routing resources. This prevents indeterminate levels that might produce parasitic supply currents. If unused blocks are not sufficient to complete the tie, the Flagnet command of EDITLCA can be used to indicate nets which must not be used to drive the remaining unused routing, as that might affect timing of user nets. Norestore will retain the results of tie for timing analysis with Querynet before Restore returns the design to the untied condition. Tie can be omitted for quick breadboard iterations where a few additional milliamps of I_{CC} are acceptable.

The configuration bitstream begins with eight High preamble bits, a 4-bit preamble code and a 24-bit length count. When configuration is initiated, a counter in the LCA device is set to zero and begins to count the total number of configuration clock cycles applied to the device. As each configuration data frame is supplied to the LCA device, it is internally assembled into a data word, which is then loaded in parallel into one word of the internal configuration memory array. The configuration loading process is complete when the current length count equals the loaded length count and the required configuration program data frames have been written. Internal user flip-flops are held Reset during configuration.

Two user-programmable pins are defined in the unconfigured Logic Cell array. High During Configuration (HDC) and Low During Configuration (\overline{LDC}) as well as DONE/PROG may be used as external control signals during configuration. In Master mode configurations it is convenient to use LDC as an active-Low EPROM Chip Enable. After the last configuration data bit is loaded and the length count compares, the user I/O pins become active. Options in the MakeBits program allow timing choices of one clock earlier or later for the timing of the end of the internal logic RESET and the assertion of the DONE signal. The open-drain DONE/PROG output can be ANDtied with multiple LCA devices and used as an active-High READY, an active-Low PROM enable or a RESET to other portions of the system. The state diagram of Figure 18 illustrates the configuration process.

Master Mode

In Master mode, the LCA device automatically loads configuration data from an external memory device. There are three Master modes that use the internal timing source to supply the configuration clock (CCLK) to time the incoming data. Master Serial mode uses serial configuration data supplied to Data-in (DIN) from a synchronous serial source such as the Xilinx Serial Configuration PROM shown in Figure 21. Master Parallel Low and High modes automatically use parallel data supplied to the D0-D7 pins in response to the 16-bit address generated by the LCA device. Figure 22 shows an example of the parallel Master mode connections required. The LCA HEX starting address is 0000 and increments for Master Low mode and it is FFFF and decrements for Master High mode. These two modes provide address compatibility with microprocessors which begin execution from opposite ends of memory.

Peripheral Mode

Peripheral mode provides a simplified interface through which the device may be loaded byte-wide, as a processor peripheral. Figure 23 shows the peripheral mode connections. Processor write cycles are decoded from the common assertion of the active low Write Strobe (WS), and two active low and one active high Chip Selects (CS0, CS1, CS2). The LCA device generates a configuration clock from the internal timing generator and serializes the parallel input data for internal framing or for succeeding slaves on Data Out (DOUT). A output High on READY/BUSY pin indicates the completion of loading for each byte when the input register is ready for a new byte. As with Master modes, Peripheral mode may also be used as a lead device for a daisy-chain of slave devices.

Slave Serial Mode

Slave Serial mode provides a simple interface for loading the Logic Cell Array configuration as shown in Figure 24. Serial data is supplied in conjunction with a synchronizing input clock. Most Slave mode applications are in daisychain configurations in which the data input is driven from the previous Logic Cell Array's data out, while the clock is supplied by a lead device in Master or Peripheral mode. Data may also be supplied by a processor or other special circuits.

Daisy Chain

The XACT development system is used to create a composite configuration for selected LCA devices including: a preamble, a length count for the total bitstream, multiple concatenated data programs and a postamble plus an additional fill bit per device in the serial chain. After loading and passing-on the preamble and length count to a possible daisy-chain, a lead device will load its configuration data frames while providing a High DOUT to possible down-stream devices as shown in Figure 22. Loading continues while the lead device has received its configuration program and the current length count has not reached the full value. The additional data is passed through the lead device and appears on the Data Out (DOUT) pin in serial form. The lead device also generates the Configuration Clock (CCLK) to synchronize the serial output data and data in of down-stream LCA devices. Data is read in on DIN of slave devices by the positive edge of CCLK and shifted out the DOUT on the negative edge of CCLK. A parallel Master mode device uses its internal timing generator to produce an internal CCLK of 8 times its EPROM address rate, while a Peripheral mode device produces a burst of 8 CCLKs for each chip select and writestrobe cycle. The internal timing generator continues to operate for general timing and synchronization of inputs in all modes.

Special Configuration Functions

The configuration data includes control over several special functions in addition to the normal user logic functions and interconnect.

- Input thresholds
- Readback disable
- DONE pull-up resistor
- DONE timing
- RESET timing
- · Oscillator frequency divided by two

Each of these functions is controlled by configuration data bits which are selected as part of the normal XACT development system bitstream generation process.

Input Thresholds

Prior to the completion of configuration all LCA device input thresholds are TTL compatible. Upon completion of configuration, the input thresholds become either TTL or CMOS compatible as programmed. The use of the TTL threshold option requires some additional supply current for threshold shifting. The exception is the threshold of the PWRDWN input and direct clocks which always have a CMOS input. Prior to the completion of configuration the user I/O pins each have a high impedance pull-up. The configuration program can be used to enable the IOB pullup resistors in the Operational mode to act either as an input load or to avoid a floating input on an otherwise unused pin.

Readback

The contents of a Logic Cell Array may be read back if it has been programmed with a bitstream in which the Readback option has been enabled. Readback may be used for verification of configuration and as a method of determining the state of internal logic nodes during debugging. There are three options in generating the configuration bitstream.

- "Never" inhibits the Readback capability.
- "One-time," inhibits Readback after one Readback has been executed to verify the configuration.
- "On-command" allows unrestricted use of Readback.

Readback is accomplished without the use of any of the user I/O pins: only M0. M1 and CCLK are used. The initiation of Readback is produced by a Low to High transition of the M0/RTRIG (Read Trigger) pin. The CCLK input must then be driven by external logic to read back the configuration data. The first three Low-to-High CCLK transitions clock out dummy data. The subsequent Lowto-High CCLK transitions shift the data frame information out on the M1/RDATA (Read Data) pin. Note that the logic polarity is always inverted, a zero in configuration becomes a one in Readback, and vice versa. Note also that each Readback frame has one Start bit (read back as a one) but, unlike in configuration, each Readback frame has only one Stop bit (read back as a zero). The third leading dummy bit mentioned above can be considered the Start bit of the first frame. All data frames must be read back to complete the process and return the Mode Select and CCLK pins to their normal functions.

Readback data includes the current state of each CLB flip-flop, each input flip-flop or latch, and each device pad. These data are imbedded into unused configuration bit positions during Readback. This state information is used by the XACT development system In-Circuit Verifier to provide visibility into the internal operation of the logic while the system is operating. To readback a uniform time-sample of all storage elements, it may be necessary to inhibit the system clock.

Reprogram

To initiate a re-programming cycle, the dual-function pin DONE/PROG must be given a High-to-Low transition. To

reduce sensitivity to noise, the input signal is filtered for two cycles of the LCA device internal timing generator. When reprogram begins, the user-programmable I/O output buffers are disabled and high-impedance pull-ups are provided for the package pins. The device returns to the Clear state and clears the configuration memory before it indicates 'initialized'. Since this Clear operation uses chipindividual internal timing, the master might complete the Clear operation and then start configuration before the slave has completed the Clear operation. To avoid this problem, the slave INIT pins must be AND-wired and used to force a RESET on the master (see Figure 22). Reprogram control is often implemented using an external opencollector driver which pulls DONE/PROG Low. Once a stable request is recognized, the DONE/PROG pin is held Low until the new configuration has been completed. Even if the re-program request is externally held Low beyond the configuration period, the LCA device will begin operation upon completion of configuration.

DONE Pull-up

DONE/PROG is an open-drain I/O pin that indicates the LCA device is in the operational state. An optional internal pull-up resistor can be enabled by the user of the XACT development system when MAKEBITS is executed. The DONE/PROG pins of multiple LCA devices in a daisy-chain may be connected together to indicate all are DONE or to direct them all to reprogram.

DONE Timing

The timing of the DONE status signal can be controlled by a selection in the MakeBits program to occur either a CCLK cycle before, or after, the outputs going active. See Figure 20. This facilitates control of external functions such as a PROM enable or holding a system in a wait state.

RESET Timing

As with DONE timing, the timing of the release of the internal reset can be controlled by a selection in the MakeBits program to occur either a CCLK cycle before, or after, the outputs going active. See Figure 20. This reset keeps all user programmable flip-flops and latches in a zero state during configuration.

Crystal Oscillator Division

A selection in the MakeBits program allows the user to incorporate a dedicated divide-by-two flip-flop between the crystal oscillator and the alternate clock line. This guarantees a symmetrical clock signal. Although the frequency stability of a crystal oscillator is very good, the symmetry of its waveform can be affected by bias or feedback drive.

The following seven pages describe the different configuration modes in detail

Master Serial Mode





Figure 21. Master Serial Mode

In Master Serial mode, the CCLK output of the lead LCA device drives a Xilinx Serial PROM that feeds the LCA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. This puts the next data bit on the SPROM data output, connected to the LCA DIN pin. The lead LCA device accepts this data on the subsequent rising CCLK edge.

The lead LCA device then presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next LCA device in the daisy-chain accepts data on the subsequent rising CCLK edge.

The SPROM CE input can be driven from either \overline{LDC} or DONE. Using \overline{LDC} avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but \overline{LDC} is then restricted to be a permanently High user output. Using DONE also avoids contention on DIN, provided the early DONE option is invoked.

Master Serial Mode Programming Switching Characteristics



	Spee	d Grade	Min	Max	Units
	Description	Symbol			
CCLK	Data In setup Data In hold	1 Т _{DSCK} 2 _{CKDS}	60 0		ns ns

- Notes: 1. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached 4.0 V (2.5 V for the XC3000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require >6-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for the XC3000L).
 - Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is High.
 - 3. Master-serial-mode timing is based on slave-mode testing.

Master Parallel Mode





Figure 22. Master Parallel Mode

In Master Parallel mode, the lead LCA device directly addresses an industry-standard byte-wide EPROM and accepts eight data bits right before incrementing (or decrementing) the address outputs.

The eight data bits are serialized in the lead LCA device, which then presents the preamble data (and all data that overflows the lead device) on the DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data, and also changes the EPROM address, until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next LCA device in the daisy chain accepts data on the subsequent rising CCLK edge.




Master Parallel Mode Programming Switching Characteristics

	Description	Syr	mbol	Min	Max	Units
RCLK	To address valid To data setup To data hold RCLK High RCLK Low	1 2 3	T _{RAC} T _{DRC} T _{RCD} T _{RCH} T _{RCL}	0 60 0 600 4.0	200	ns ns ns µs

- Notes: 1. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached 4.0 V (2.5 V for the XC3000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >6-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for the XC3000L).
 - 2. Configuration can be controlled by holding RESET Low with or until after the INIT of all daisy-chain slave-mode devices is High.

This timing diagram shows that the EPROM requirements are extremely relaxed: EPROM access time can be longer than 4000 ns. EPROM data output has no hold time requirements.

Peripheral Mode




Peripheral mode uses the trailing edge of the logic AND condition of the CS0, CS1, CS2, and WS inputs to accept byte-wide data from a microprocessor bus. In the lead LCA device, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic. The lead LCA device presents the preamble data (and all data that overflows the lead device) on the DOUT pin.

The Ready/Busy output from the lead LCA device acts as a handshake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High

again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. The length of the BUSY signal depends on the activity in the UART. If the shift register had been empty when the new byte was received, the BUSY signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the BUSY signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

Peripheral Mode Programming Switching Characteristics



	Description	S	ymbol	Min	Max	Units
Write	Effective Write time required (Assertion of CS0, CS1, CS2, WS)	1	T _{CA}	100		ns
	DIN Setup time required DIN Hold time required	2 3	T _{DC} T _{CD}	60 0		ns ns
	RDY/BUSY delay after end of WS	4	T _{WTRB}		60	ns
RDY	Earliest next WS after end of BUSY	5	T _{RBWT}	0		ns
	BUSY Low time generated	6	T _{BUSY}	2.5	9	CCLK Periods

Notes:

- At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached 4.0 V (2.5 V for the XC3000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >6-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for the XC3000L).
- 2. Configuration must be delayed until the INIT of all LCAs is High.
- 3. Time from end of WS to CCLK cycle for the new byte of data depends on completion of previous byte processing and the phase of the internal timing generator for CCLK.
- 4. CCLK and DOUT timing is tested in slave mode.
- 5. T_{BUSY} indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T_{BUSY} occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T_{BUSY} occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data.

This timing diagram shows very relaxed requirements: Data need not be held beyond the rising edge of WS. BUSY will go active within 60 ns after the end of WS. BUSY will stay active for several microseconds. WS may be asserted immediately after the end of BUSY.

XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families

Slave Serial Mode





Figure 24. Slave Serial Mode.

In Slave Serial mode, an external signal drives the CCLK input(s) of the LCA device(s). The serial configuration bitstream must be available at the DIN input of the lead LCA device a short set-up time before each rising CCLK edge. The lead LCA device then presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next LCA device in the daisy-chain accepts data on the subsequent rising CCLK edge.

Slave Serial Mode Programming Switching Characteristics




	Description	Symbol	Min	Мах	Units
CCLK	To DOUT	3 T _{cco}		100	ns
	DIN setup DIN hold High time Low time (Note 1) Frequency	$ \begin{array}{c c} 1 & T_{DCC} \\ 2 & T_{CCD} \\ 4 & T_{CCH} \\ 5 & T_{CCL} \\ & F_{CC} \end{array} $	60 0 0.05 0.05	5.0 10	ns ns μs μs MHz

Notes: 1. The max limit of CCLK Low time is caused by dynamic circuitry inside the LCA device.

- 2. Configuration must be delayed until the INIT of all LCA devices is High.
- 3. At power-up, V_{CC} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{CC} has reached 4.0 V (2.5 V for the XC3000L). A very long V_{CC} rise time of >100 ms, or a non-monotonically rising V_{CC} may require a >6-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{CC} has reached 4.0 V (2.5 V for the XC3000L).

Program Readback Switching Characteristics



	Description	Symbol	Min	Max	Units
RTRIG	RTRIG High	1 T _{RTH}	250		ns
CCLK	RTRIG setup RDATA delay High time Low time	2 TRTCC 3 TCCRD 5 TCCHR 4 TCCLR	200 0.5 0.5	100	ns ns µs µs


Notes: 1. During Readback, CCLK frequency may not exceed 1 MHz.

2. RETRIG (M0 positive transition) shall not be done until after one clock following active I/O pins.

3. Readback should not be initiated until configuration is complete.

4. T_{CCLR} is 5 µs min to 15 µs max for XC3000L.

General LCA Switching Characteristics



	Description	S	mbol	Min	Max	Units
RESET (2)	M0, M1, M2 setup time required M0, M1, M2 hold time required RESET Width (Low) req. for Abort	2 3 4	T _{MR} T _{RM} Tunu	1 3 6		μs μs μs
DONE/PROG	Width (Low) required for Re-config. INIT response after D/P is pulled Low	5	T _{PGW} T _{PGI}	6	7	μs μs μs
PWRDWN (3)	Power Down V _{CC}		V _{CCPD}	2.3		v

- Notes: 1. At power-up, V_{cc} must rise from 2.0 V to V_{CC} min in less than 25 ms. If this is not possible, configuration can be delayed by holding RESET Low until V_{cc} has reached 4.0 V (2.5 V for XC3000L). A very long V_{cc} rise time of >100 ms, or a non-monotonically rising V_{cc} may require a >1-μs High level on RESET, followed by a >6-μs Low level on RESET and D/P after V_{cc} has reached 4.0 V (2.5 V for XC3000L).
 - RESET timing relative to valid mode lines (M0, M1, M2) is relevant when RESET is used to delay configuration. The specified hold time is caused by a shift-register filter slowing down the response to RESET during configuration.
 - 3. PWRDWN transitions must occur while V_{cc} >4.0 V(2.5 V for XC3000L).

Performance

Device Performance

The XC3000 families of FPGAs can achieve very high performance. This is the result of

- A sub-micron manufacturing process, developed and continuously being enhanced for the production of state-of-the-art CMOS SRAMs.
- Careful optimization of transistor geometries, circuit design, and lay-out, based on years of experience with the XC3000 family.
- A look-up table based, coarse-grained architecture that can collapse multiple-layer combinatorial logic into a single function generator. One CLB can implement up to four layers of conventional logic in as little as 2.7 ns.

Actual system performance is determined by the timing of critical paths, including the delay through the combinatorial and sequential logic elements within CLBs and IOBs, plus the delay in the interconnect routing. The ac-timing specifications state the worst-case timing parameters for the various logic resources available in the XC3000-families architecture. Figure 25 shows a variety of elements involved in determining system performance.

Logic block performance is expressed as the propagation time from the interconnect point at the input to the block to the output of the block in the interconnect area. Since combinatorial logic is implemented with a memory lookup table within a CLB, the combinatorial delay through the CLB, called T_{ILO} , is always the same, regardless of the function being implemented. For the combinatorial logic function driving the data input of the storage element, the critical timing is data set-up relative to the clock edge provided to the flip-flop element. The delay from the clock source to the output of the logic block is critical in the timing signals produced by storage elements. Loading of a logic-

block output is limited only by the resulting propagation delay of the larger interconnect network. Speed performance of the logic block is a function of supply voltage and temperature. See Figure 26.

Interconnect performance depends on the routing resources used to implement the signal path. Direct interconnects to the neighboring CLB provide an extremely fast path. Local interconnects go through switch matrices (magic boxes) and suffer an RC delay, equal to the resistance of the pass transistor multiplied by the capacitance of the driven metal line. Longlines carry the signal across the length or breadth of the chip with only one access delay. Generous on-chip signal buffering makes performance relatively insensitive to signal fan-out; increasing fan-out from 1 to 8 changes the CLB delay by only 10%. Clocks can be distributed with two low-skew clock distribution networks.

The tools in the XACT Development System used to place and route a design in an XC3000 FPGA (the Automatic Place and Route [APR] program and the XACT Design Editor)automatically calculate the actual maximum worstcase delays along each signal path. This timing information can be back-annotated to the design's netlist for use in timing simulation or examined with X-DELAY, a static timing analyzer.

Actual system performance is applications dependent. The maximum clock rate that can be used in a system is determined by the critical path delays within that system. These delays are combinations of incremental logic and routing delays, and vary from design to design. In a synchronous system, the maximum clock rate depends on the number of combinatorial logic layers between resynchronizing flip-flops. Figure 27 shows the achievable clock rate as a function of the number of CLB layers.





Figure 25. Primary Block Speed Factors. Actual timing is a function of various block factors combined with routing factors. Overall performance can be evaluated with the XACT timing calculator or by an optional simulation.






Figure 27. Clock Rate as a Function of Logic Complexity (Number of Combinational Levels between Flip-Flops)

Power

Power Distribution

Power for the LCA device is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the LCA device, a dedicated V_{CC} and ground ring surrounding the logic array provides power to the I/O drivers. An independent matrix of V_{CC} and groundlines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1- μ F capacitor connected near the V_{CC} and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 4- or 8-mA loads under worst-case conditions may be capable of driving as much as 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads. The I/O Block output buffers have a slew-limited mode which should be used where output rise and fall times are not speed critical. Slew-limited outputs maintain their dc drive capability, but generate less external reflections and internal noise.

X3250

Dyr	amic Power Co	onsumption			
	XC3042	XC3042A	XC3042L	XC3142A	
One CLB driving three local interconnects	0.25	0.17	0.07	0.25	mW per MHz
One global clock buffer and clock line	2.25	1.40	0.50	1.70	mW per MHz
One device output with a 50 pF load	1.25	1.25	0.55	1.25	mW per MHz

Power Consumption

The Logic Cell Array exhibits the low power consumption characteristic of CMOS ICs. For any design, the configuration option of TTL chip input threshold requires power for the threshold reference. The power required by the static memory cells that hold the configuration data is very low and may be maintained in a power-down mode.

Typically, most of power dissipation is produced by external capacitive loads on the output buffers. This load and frequency dependent power is $25 \,\mu W/pF/MHz$ per output. Another component of I/O power is the external dc loading on all output pins.

Internal power dissipation is a function of the number and size of the nodes, and the frequency at which they change. In an LCA device, the fraction of nodes changing on a given clock is typically low (10-20%). For example, in a long binary counter, the total activity of all counter flip-flops is equivalent to that of only two CLB outputs toggling at the clock frequency. Typical global clock-buffer power is between 2.0 mW/MHz for the XC3020 and 3.5 mW/MHz for the XC3090. The internal capacitive load is more a function of interconnect than fan-out. With a typical load of three general interconnect segments, each CLB output requires about 0.25 mW per MHz of its output frequency.

Because the control storage of the Logic Cell Array is CMOS static memory, its cells require a very low standby current for data retention. In some systems, this low data retention current characteristic can be used as a method of preserving configurations in the event of a primary power loss. The Logic Cell Array has built in Powerdown logic which, when activated, will disable normal operation of the device and retain only the configuration data. All internal operation is suspended and output buffers are placed in their high-impedance state with no pull-ups. Different from the XC3000 family which can be powered down to a current consumption of a few microamps, the XC3100 draws 5 mA, even in power-down. This makes power-down operation less meaningful. In contrast, l_{CCPD} for the XC3000L is only 10 μ A.

To force the Logic Cell Array into the Powerdown state, the user must pull the PWRDWN pin Low and continue to supply a retention voltage to the V_{CC} pins. When normal power is restored, V_{CC} is elevated to its normal operating voltage and PWRDWN is returned to a High. The Logic Cell Array resumes operation with the same internal sequence that occurs at the conclusion of configuration. Internal-I/O and logic-block storage elements will be reset, the outputs will become enabled and the DONE/PROG pin will be released.

When V_{CC} is shut down or disconnected, some power might unintentionally be supplied from an incoming signal driving an I/O pin. The conventional electrostatic input protection is implemented with diodes to the supply and ground. A positive voltage applied to an input (or output) will cause the positive protection diode to conduct and drive the V_{CC} connection. This condition can produce invalid power conditions and should be avoided. A large series resistor might be used to limit the current or a bipolar buffer may be used to isolate the input signal.

Pin Descriptions

Permanently Dedicated Pins.

v_{cc}

Two to eight (depending on package type) connections to the positive V supply voltage. All must be connected.

GND

Two to eight (depending on package type) connections to ground. All must be connected.

PWRDWN

A Low on this CMOS-compatible input stops all internal activity, but retains configuration. All flip-flops and latches are reset, all outputs are 3-stated, and all inputs are interpreted as High, independent of their actual level. When PWDWN returns High, the LCA device becomes operational with DONE Low for two cycles of the internal 1-MHz clock.Before and during configuration, PWRDWN must be High. If not used, PWRDWN must be tied to V_{CC}.

RESET

This is an active Low input which has three functions.

Prior to the start of configuration, a Low input will delay the start of the configuration process. An internal circuit senses the application of power and begins a minimal time-out cycle. When the time-out and RESET are complete, the levels of the M lines are sampled and configuration begins.

If RESET is asserted during a configuration, the LCA device is re-initialized and restarts the configuration at the termination of RESET.

If RESET is asserted after configuration is complete, it provides a global asynchronous RESET of all IOB and CLB storage elements of the LCA device.

CCLK

During configuration, Configuration Clock is an output of an LCA device in Master mode or Peripheral mode, but an input in Slave mode. During Readback, CCLK is a clock input for shifting configuration data out of the LCA device

CCLK drives dynamic circuitry inside the LCA device. The Low time may, therefore, not exceed a few microseconds. When used as an input, CCLK must be "parked High". An internal pull-up resistor maintains High when the pin is not being driven.

DONE/PROG (D/P)

DONE is an open-drain output, configurable with or without an internal pull-up resistor of 2 to 8 k Ω . At the completion of configuration, the LCA device circuitry becomes active in a synchronous order; DONE is programmed to go active High one cycle either before or after the outputs go active.

Once configuration is done, a High-to-Low transition of this pin will cause an initialization of the LCA device and start a reconfiguration.

M0/RTRIG

As Mode 0, this input is sampled on power-on to determine the power-on delay $(2^{14} \text{ cycles if } M0 \text{ is High}, 2^{16} \text{ cycles if} M0 \text{ is Low})$. Before the start of configuration, this input is again sampled together with M1, M2 to determine the configuration mode to be used.

A Low-to-High input transition, after configuration is complete, acts as a Read Trigger and initiates a Readback of configuration and storage-element data clocked by CCLK. By selecting the appropriate Readback option when generating the bitstream, this operation may be limited to a single Readback, or be inhibited altogether.

M1/RDATA

As Mode 1, this input and M0, M2 are sampled before the start of configuration to establish the configuration mode to be used. If Readback is never used, M1 can be tied directly to ground or V_{CC} . If Readback is ever used, M1 must use a 5-k Ω resistor to ground or V_{CC} , to accommodate the RDATA output.

As an active-Low Read Data, after configuration is complete, this pin is the output of the Readback data.

User I/O Pins that can have special functions.

M2

During configuration, this input has a weak pull-up resistor. Together with M0 and M1, it is sampled before the start of configuration to establish the configuration mode to be used. After configuration, this pin is a user-programmable I/O pin.

HDC

During configuration, this output is held at a High level to indicate that configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin.

LDC

During Configuration, this output is held at a Low level to indicate that the configuration is not yet complete. After configuration, this pin is a user-programmable I/O pin. LDC is particularly useful in Master mode as a Low enable for an EPROM, but it must then be programmed as a High after configuration.

INIT

This is an active Low open-drain output with a weak pullup and is held Low during the power stabilization and internal clearing of the configuration memory. It can be used to indicate status to a configuring microprocessor or, as a wired AND of several slave mode devices, a hold-off signal for a master mode device. After configuration this pin becomes a user-programmable I/O pin.

BCLKIN

This is a direct CMOS level input to the alternate clock buffer (Auxiliary Buffer) in the lower right corner.

XTL1

This user I/O pin can be used to operate as the output of an amplifier driving an external crystal and bias circuitry.

XTL2

This user I/O pin can be used as the input of an amplifier connected to an external crystal and bias circuitry. The I/O Block is left unconfigured. The oscillator configuration is activated by routing a net from the oscillator buffer symbol output and by the MakeBits program.

CSO, CS1, CS2, WS

These four inputs represent a set of signals, three active Low and one active High, that are used to control configuration-data entry in the Peripheral mode. Simultaneous assertion of all four inputs generates a Write to the internal data buffer. The removal of any assertion clocks in the D0-D7 data. In Master-Parallel mode, WS and CS2 are the A0 and A1 outputs. After configuration, these pins are userprogrammable I/O pins.

RDY/BUSY

During Peripheral Parallel mode configuration this pin indicates when the chip is ready for another byte of data to be written to it. After configuration is complete, this pin becomes a user-programmed I/O pin.

RCLK

During Master Parallel mode configuration, each change on the A0-15 outputs is preceded by a rising edge on RCLK, a redundant output signal. After configuration is complete, this pin becomes a user-programmed I/O pin.

D0-D7

This set of eight pins represents the parallel configuration byte for the parallel Master and Peripheral modes. After configuration is complete, they are user-programmed I/O pins.

A0-A15

During Master Parallel mode, these 16 pins present an address output for a configuration EPROM. After configuration, they are user-programmable I/O pins.

DIN

During Slave or Master Serial configuration, this pin is used as a serial-data input. In the Master or Peripheral configuration, this is the Data 0 input. After configuration is complete, this pin becomes a user-programmed I/O pin.

DOUT

During configuration this pin is used to output serialconfiguration data to the DIN pin of a daisy-chained slave. After configuration is complete, this pin becomes a userprogrammed I/O pin.

TCLKIN

This is a direct CMOS-level input to the global clock buffer. This pin can also be configured as a user programmable I/O pin. However, since TCLKIN is the preferred input to the global clock net, and the global clock net should be used as the primary clock source, this pin is usually the clock input to the chip.

Unrestricted User I/O Pins.

VO

An I/O pin may be programmed by the user to be an Input or an Output pin following configuration. All unrestricted I/O pins, plus the special pins mentioned on the following page, have a weak pull-up resistor of 50 k Ω to 100 k Ω that becomes active as soon as the device powers up, and stays active until the end of configuration.

Before and during configuration, all outputs that are not used for the configuration process are 3-stated with a 50 k Ω to 100 k Ω pull-up resistor.

	Cont	iguration Mode <m2< th=""><th>::M1:M0></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>••••</th><th></th></m2<>	::M1:M0>											••••	
SLAVE	MASTER-SER <0:0:0>	PERIPHERAL <1:0:1>	MASTER-HIGH	MASTER-LOW	44 PLCC	68 PLCC	84 PLCC	84 PGA	100 PQFP	100 TQFP	132 PGA	160 PQFP	175 PGA	208 POFP	User Operation
PWRDWN (I)	PWRDWN (I)	PWRDWN (I)	PWRDWN (I)	PWRDWN (I)	7	10	12	B2	29	26	AI	159	B2	3	PWRDWN (I)
VCC	VCC	VCC	VCC	VCC	12_	18	22	F3	41	38	Ca	20	D9	26	VCC
M1 (HIGH) (I)	M1 (LOW) (I)	M1 (LOW) (I)	M1 (HIGH) (I)	M1 (LOW) (I)	16	25	31	J2	52	49	B13	40	B14	48	RDATA
MO (HIGH) (I)	M0 (LOW) (I)	M0 (HIGH) (I)	MQ (LOW) (I)	MO (LOW) (I)	17	26	32	LI	54	51	A14	42	B15	50	BTRIG (I)
M2 (HIGH) (I)	M2 (LOW) (I)	M2 (HIGH) (I)	M2 (HIGH) (I)	M2 (HIGH) (I)	18	27	33	К2	56	53	C13	44	C15	56	10
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	19	28	34	КЗ	57	54	B14	45	E14	57	vo
	LDC (LOWA	LDC (LOW)	LDC (LOW)	LDC.(LOW)	20	3	36	3	59	56	D14	49	D16	61	vo
<u> </u>	INT.	INIT	NIT	ÎNT'	22	34	42	K6	65	62	G14	59	H15	77	vo
GND	GND	GND	GND	GND	23	35	43	99	66	ខ	H12	19	J14	79	GND
					26	43	53	L11	76	73	M13	76	P15	100	XTL2 OR #0
RESET (I)	RESET (I)	RESET (I)	BESET (I)	RESET (I)	27	44	54	K10	78	75	P14	78	R15	102	RESET (I)
DONE	DONE	DONE	DONE	DONE	28	45	55	J10	80	77	N13	80	R14	107	PROGRAM (I)
		DATA 7 (I)	DATA 7 (I)	DATA 7 (I)		46	56	K11	81	78	M12	81	N13	109	VO
					30	47	57	J11	82	79	P13	82	T14	110	XTL1 OR VO
	1. A.	DATA 6 (I)	DATA 6 (I)	DATA 6 (I)		48	58	H10	83	80	N11	86	P12	115	vo
		DATA 5 (I)	DATA 5 (I)	DATA 5 (I)		49	60	F10	87	84	M9	92	T11	122	vo
		CS0 (I)				50	61	G10	66	85	N9	93	R10	123	NO
<u></u>		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)		51	62	G11	- 69	86	NB	96	R9	128	VO
VCC	VCC	VCC	VCC	VCC	34	52	64	F9	91	86	M8	100	N9	130	Vcc
<u> </u>		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)		53	65	F11	92	89	N7	102	P8	132	vo
and the state		CS1 (0				54	66	E11	93	90	P6	103	R8	133	NO
<u> </u>		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)		55	67	E10	94	91	M6	108	R 7	138	vo
	- 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4 - 4	DATA 1 (I)	DATA 1 (0	DATA 1 (I)		56	70	D10	96	95	M5	114	R5	145	vo
	a in in in the second	RDY/BUSY	<u> </u>	RCLK		57	71	C11	99	96	N4	115	P5	146	vo
DIN (I)	DIN (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	38	58	72	B11	100	97	N2	119	R3	151	vo
DOUT	DOUT	DOUT	DOUT	DOUT	_ 39	59	73	C10	1	96	M3	120	N4	152	NO
CCLK (I)	CCLK(O)	CCLK(O)	CCLK(Q)	CCLK(O)	40	60	74	A11	2	99	P1	121	R2	153	CCLK (I)
		WS (I)	A0	<u>A0</u>		61	75	B10	5	2	M2	124	P2	161	VO III
		CS2 (I)	A1	A1		62	76	B9	6	3	N1	125	M3 P1	162	vo
			A2	<u>A2</u>	· ·	63 64	77	A10 A9	8	5	12 11	128 129	N1	165 166	vo vo
	1		A3	<u>A3</u>	1	65	81	B6	12	l 🖁	KI	132	MI	172	10
			A15	A15		66	82	87	13	10	12	132	12	173	vo vo
			A4	A4	1	67	83	A7	14	11	HI	133	K2	178	10
			<u>A14</u>	<u>A14</u>		68	84	C7	15	12	H2	130	K1	179	10 10
GND	GND	GND		<u>A5</u>	1	1	1	C6	16	13	Ha	139	EL	182	GND
	QNU .	ONU		A13	+	2	2	A6	17	14	G2	141	H2	184	1/0
			A6	A6		3	3	AS	18	15	Gi	142	HI	185	10
			A12	A12	1	4		85	19	16	F2	147	F2	192	10
			A12 A7	A7	+	5	5	C5	20	17	E1	148	EI	193	võ
			A11	A11	1	6	8	A3	23	20	Di	151	D1	199	võ
			A8	A8	1	7	, s	A2	24	21	02	152	C1	200	võ
			A10	A10	1	8	10	BO	25	22	BI	155	E3	203	võ
			A9	A9	1	9	11	At	26	26	C2	156	C2	204	vo
					1	<u> </u>	+	t	1	<u> </u>	<u> </u>	+	t —		All Others
					1	x	x	X	X	1	<u> </u>	1			XC3020 etc.
					x	X	X	X	X	X	<u> </u>	1			XC3030 etc.
							X	X	X	X	X	1	· · · ·		XC3042 etc.
						1	X··	1	1		X	1			XC3064 etc.
						1	X	l	1	1		X	X	X	XC3090 etc.

Pin Functions During Configuration

X5266

Represents a 50-k Ω to 100-k Ω pull-up before and during configuration

* INIT is an open drain output during configuration

(I) Represents an input

** Pin assignment for the XC3064/XC3090 and XC3195 differ from those shown. See page 2-138.

*** Peripheral mode and master parallel mode are not supported in the PC44 package. See page 2-135.

**** Pin assignments for the XC3195 PQ208 differ from those shown. See page 2-146. Pin assignments of PGA Footprint PLCC sockets and PGA packages are not electrically identical. Generic I/O pins are not shown.

The information on this page is provided as a convenient summary. For detailed pin descriptions, see the preceding two pages. For a detailed description of the configuration modes, see pages 2-190 through 2-200.

For pinout details, see pages 2-136 through 2-146.

Before and during configuration, all outputs that are not used for the configuration process are 3-stated with a 50 k Ω to 100 k Ω pull-up resistor.

XC3000 Families Pin Assignments

Xilinx offers the six different array sizes in the XC3000 families in a variety of surface-mount and through-hole package types, with pin counts from 44 to 223.

Each chip is offered in several package types to accommodate the available PC board space and manufacturing technology. Most package types are also offered with different chips to accommodate design changes without the need for PC board changes.

Note that there is no perfect match between the number of bonding pads on the chip and the number of pins on a package. In some cases, the chip has more pads than there are pins on the package, as indicated by the information ("unused" pads) below the line in the following table. The IOBs of the unconnected pads can still be used as storage elements if the specified propagation delays and set-up times are acceptable.

In other cases, the chip has fewer pads than there are pins on the package: therefore, some package pins are not connected (n.c.), as shown above the line in the following table.

					Nu	mber of I	Package	e Pins					
Device	Pads	44	64	68	84	100	132	144	160	175	176	208	223
3020	74	_	-	6 u	10 n.c.	26 n.c.	_	_		_		_	•
3030	98	54 u	34 u	30 u	14 u	2 n.c.	—	—	_	_		—	
3042	118		_	-	34 u	18 u	14 n.c.	26 n.c.		_		_	
3064	142	—		—	50 u	_	10 u	2 u	18 n.c.		—		_
3090	166	—	_		82 u	_		_	- 6 u	9 n.c	10 n.c.	42 n.c.	_
3195	198	_	_	_	114 u			_		9 n.c. 32 u] —	10 n.c.	25 n.c

Number of Available I/O Pins

		Number of Package Pins																	
	Max VO	44	64	68	84	100	120	132	144	156	160	164	175	176	191	196	208	223	24
XC3020/XC3120	64			58	64	64													
XC3030/XC3130	80	34	54	58	74	80													
XC3042/XC3142	96				74	82		96											
XC3064/XC3164	120				70			110			120								
XC3090/XC3190	144			1	70	1		1	1 '	1	138	142	144	144		1	144	1	1
XC3195	176				70						138		144				176	176	

X3478

XC3000 Family 44-Pin PLCC Pinouts XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

Pin No.	XC3030
1	GND
2	Vo
3	1/0
4	I/O
5	I/O
6	I/O
7	PWRDWN
8	TCLKIN-I/O
9	I/O
10	I/O
11	1/0
12	VCC
13	1/Q
14	1/0
15	I/O
16	M1-RDATA
17	M0-RTRIG
18	M2-I/O
19	HDC-I/O
20	<u></u>
21	I/O
22	IÑIT-I/O

Pin No.	XC3030
23	GND
24	I/O
25	I/O
26	XTL2(IN)-I/O
27	RESET
28	DONE-PGM
29	I/O
30	XTL1(OUT)-BCLK-I/O
31	I/O
32	1/0
33	1/0
34	VCC
35	I/O
36	I/O
37	1/0
38	DIN-I/O
39	DOUT-I/O
40	CCLK
41	I/O
42	I/O
43	I/O
44	I/O

Peripheral mode and Master Parallel mode are not supported in the PC44 package

XC3030 Family 64-Pin Plastic VQFP Pinouts XC3000, XC3000A, XC3000L and XC3100 families have identical pinouts

Pin No.	XC3030
1	A0-WS-1/O
2	A1-CS2-I/O
3	A2-1/O
4	A3-I/O
5	A4-1/O
6	A14-I/O
7	A5-1/O
8	GND
9	A13-I/O
10	A6-I/O
11	A12-I/O
12	A7-I/O
13	A11-I/O
14	A8-I/O
15	A10-I/O
16	A9-1/O
17	PWRDN
18	TCLKIN-I/O
19	/O
20	<u> </u>
21	I/O
22	1/0
23	1/0
24	VCC
25	I/O
26	<u>//O</u>
27	1/O
28	VO
29	1/0
30	I/O
31	M1-RDATA
32	MO-RTRIG

Pin No.	XC3030
33	M2-I/O
34	HDC-I/O
35	I/O
36	LDC-I/O
37	1/0
38	
39	I/O
40	INIT-I/O
41	GND
42	I/O
43	I/O
44	<u>//O</u>
45	<u>I/O</u>
46	<u> </u>
47	XTAL2(IN)-I/O
48	RESET
49	DONE-PG
50	D7-I/O
51	XTAL1(OUT)-BCLKIN-I/O
52	D6-I/O
53	D5-I/O
54	CS0-1/O
55	D4-1/O
56	VCC
57	D3-I/O
58	CS1-I/O
59	D2-1/O
60	D1-I/O
61	RDY/BUSY-RCLK-I/O
62	D0-DIN-I/O
63	DOUT-I/O
64	CCLK

	LCC			
(C3030	XC3020	XC3020 XC3030, XC3042	84 PLCC	84 PGA
10	10	PWRDN	12	B2
11	11	TCLKIN-I/O	13	C2
12	_	VO*	14	B1
13	12	٧O	15	C1
14	13	V0	16	D2
		1/0	17	D1
15	14	1/O	18	E3
16	15		19	E2
	16	VO	20	E1
17	17	VO	21	F2
18	18	VCC	22	F3
19	19	1/0	23	G3
		vo	24	G1
20	20	VO	25	G2
	20	<u>//O</u>	25	 F1
	1			-
21	22	10	27	H1
22		<u> </u>		<u>H2</u>
23	_23	<u>vo</u>	29	<u></u>
24	_24	<u>I/O</u>		<u>K1</u>
25	_25	M1-RDATA	31	<u>J2</u>
26	26	MO-RTRIG	32	L1
27	27	M2+1/O	33	K2
28	28	HDC-I/O	34	КЗ
29	29	VO	35	1.2
30	30	LDC-VO	36	L3
	31	I/O	37	<u>K</u> 4
		vo.	38	L4
31	32	vo	39	J5
32	33	vo	40	K5
33		VO*	41	L5
34	34	INIT-I/O	42	K6
35	35	GND	43	J6
36	36	VO	44	J7
37	37	VO	45	L7
38	38	VO	46	K7
39	39	10	47	L6
_	40	1 1/0	48	L8
_	40	1/0	40	KB
40	- "	NO.	50	L9
	<u> </u>			
41		<u>vo:</u>	51	L10
42	42	<u></u>	52	K9
43	43	XTL2(IN)-I/O	53	L11

XC3000 Families 68-Pin PLCC, 84-Pin PLCC and PGA Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

This table describes the pinouts of three different chips in three different packages. The pin-description column lists 84 of the 118 pads on the XC3042 (and 84 of the 98 pads on the XC3030) that are connected to the 84 package pins. Ten pads, indicated by an asterisk, do not exist on the XC3020, which has 74 pads; therefore the corresponding pins on the 84-pin packages have no connections to an XC3020. Six pads on the XC3020 and 16 pads on the XC3030, indicated by a dash (—) in the 68 PLCC column, have no connection to the 68 PLCC, but are connected to the 84-pin packages.

XC3064/XC3090/XC3195 84-Pin PLCC Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

PLCC Pin Number	XC3064, XC3090, XC3195
12	PWRDN
13	TCLKIN-I/O
14	I/O
15	1/0
16	1/0
17	I/O
18	I/O
19	I/O
20	1/0
21	GND*
22	VCC
23	I/O
24	I/O
25	I/O
26	I/O
27	I/O
28	I/O
29	I/O
30	I/O
31	M1-RDATA
32	M0-RTRIG
33	M2-I/O
34	HDC-I/O
35	I/O
36	LDC-I/O
37	I/O
38	I/O
39	I/O
40	1/0
41	INIT/I/O*
42	VCC*
43	GND
44	1/0
45	1/0
46	V0
47	I/O
48	1/0
49	1/0
50	1/0
51	1/O
52	I/O
53	XTL2(IN)-I/O

PLCC Pin Number	XC3064, XC3090, XC3195
54	RESET
55	DONE-PG
56	D7-1/O
57	XTL1(OUT)-BCLKIN-I/O
58	D6-1/O
59	I/O
60	D5-I/O
61	CS0-I/O
62	D4-1/O
63	1/0
64	VCC
65	GND*
66	D3-I/O*
67	CS1-I/O*
68	D2-I/O*
69	1/0
70	D1-I/O
71	RDY/BUSY-RCLK-I/O
72	D0-DIN-I/O
73	DOUT-I/O
74	CCLK
75	AD-WS-I/O
76	A1-CS2-1/O
77	A2-1/O
78	A3-1/O
79	1/0
80	1/0
81	A15-I/O
82	A4-I/Q
83	A14-VQ
84	A5-I/O
1	GND
2	VCC*
3	A13-I/O*
4	A6-I/O*
5	A12-I/O*
6	A7-I/Q*
7	1/0
8	A11-1/O
9	A8-1/O
10	A10-I/O
11	A9-1/O

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed ouptuts are default slew-rate limited.

* In the PC84 package, XC3064, XC3090 and XC3195 have additional V_{CC} and GND pins and thus a different pin definition than XC3020/XC3030/XC3042.

XC3000 Families 100-Pin QFP Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

	Pin No.		XC3020		Pin No.		XC3020		Pin No	XC3020	
CQFP	PQFP	TQFP VQFP	XC3030 XC3042	CQFP	PQFP	TOFP	XC3030 XC3042	CQFP PQFP 69 84		TOFP	XC3030 XC3042
1	16	13	GND	35	50	47	VO.	69	84	81	vo•
2	17	14	A13-I/O	36	51	48	vo.	70	85	82	vo.
3	18	15	A6-1/O	37	52	49	M1-RD	71	86	83	1/0
4	19	16	A12-1/O	38	53	50	GND*	72	87	84	D5-I/O
5	20	17	A7-I/O	39	54	51	MO-RT	73	88	85	CS0-I/O
6	21	18	vo.	40	55	52	VCC.	74	89	86	D4-I/O
7	22	19	VO.	41	56	53	M2-1/O	75	90	87	1/0
8	23	20	A11-I/O	42	57	54	HDC-I/O	76	91	88	VCC
9	24	21	A8-I/O	43	58	55	VO	77	92	89	D3-1/O
10	25	22	A10-1/O	44	59	56	LDC-I/O	78	93	90	Č\$1-1/O
11	26	23	A9-1/O	45	60	57	vo.	79	94	91	D2-1/O
12	27	24	VCC.	46	61	58	VO*	80	95	92	VO
13	28	25	GND.	47	62	59	VO	81	96	93	NO.
14	29	26	PWRDN	48	63	60	vo	82	97	94	NO.
15	30	27	TCLKIN-I/O	49	64	61	VO	83	98	95	D1-I/O
16	31	28	VO**	50	65	62	INIT-I/O	84	99	96	RDY/BUSY-RCLK-I/C
17	_32	29	vo·	51	66	63	GND	85	100	97	DO-DIN-I/O
18	33	30	VO.	52	67	64	VO	86	1	98	DOUT-I/O
19	34	31	٧O	53	68	65	VO	87	2	99	CCLK
20	35	32	VO	54	69	66	1/0	88	3	100	Acc.
21	36	33	VO	55	70	67	1/O	89	4	1	GND*
22	37	34	I/O	56	71	68	VO	90	5	2	AO-WS-I/O
23	38	35	VO	57	72	69	I/O	91	6	3	A1-CS2-I/O
24	39	36	٧O	58	73	70	VO	92	7	4	No
25	40	37	٧O	59	74	71	NO.	93	8	5	A2-1/O
26	41	38	VCC	60	75	72	NO.	94	9	6	A3-1/O
27	42	39	I/O	61	76	73	XTL2-1/O	95	10	7	VO.
28	43	40	VO	62	77	74	GND"	96	11	8	NO.
29	44	41	1/0	63	78	75	RESET	97	12	9	A15-I/O
30	45	42	I/O	64	79	76	VCC.	98	13	10	A4-1/O
31	46	43		65	80	77	DONE-PG	99	14	11	A14-1/O
32	47	44	I/O	66	81	78	D7-I/O	100	15	12	A5-1/O
33	48	45	1/0	67	82	79	BCLKIN-XTL1-I/O	L			
34	49	46	I/O	68	83	80	D6-I/O				

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

* This table describes the pinouts of three different chips in three different packges. The pin-description column lists 100 of the 118 pads on the XC3042 that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not exist on the XC3030, which has 98 pads; therefore the corresponding pins have no connections. Twenty-six pads, indicated by single or double asterisks, do not exist on the XC3020, which has 74 pads; therefore, the corresponding pins have no connections. (See table on page 2-139.)

XC3000 Families 132-Pin Ceramic and Plastic PGA Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

PGA Pin Number	XC3042 XC3064	PGA Pin Number	XC3042 XC3064	PGA Pin Number	XC3042 XC3064	PGA Pin Number	XC3042 XC3064
C4	GND	B13	M1-RD	P14	RESET	M3	DOUT-I/O
A1	PWRDN	C11	GND	M11	VCC	P1	CCLK
СЗ	I/O-TCLKIN	A14	M0-RT	N13	DONE-PG	M4	VCC
B2	I/O	D12	VCC	M12	D7-VO	L3	GND
B3	1/O	C13	M2-1/O	P13	XTL1-I/O-BCLKIN	M2	A0-WS-1/O
A2	vo.	B14	HDC-I/O	N12	1/0	N1	A1-CS2-I/O
B4	I/O	C14	I/O	P12	VO	M1	VO
C5	I/O	E12	V/O	N11	D6-I/O	К3	1/0
A3	vo.	D13	I/O	M10	I/O	L2	A2-1/O
A4	I/O	D14	LDC-I/O	P11	VQ*	L1	A3-1/O
B5	I/O	E13	vo.	N10	٧O	K2	I/O
C6	I/O	F12	I/O	P10	1/0	J3	1/0
A5	٧O	E14	1/0	M9	D5-I/O	К1	A15-I/O
B6	1/0	F13	I/O	N9	CS0-1/O	J2	A4-1/O
A6	1/0	F14	I/O	P9	vo.		Vo*
B7	I/O	G13	I/O	P8	¥0*	H1_	A14-1/Q
C7	GND	G14	ĪNĪT-I/O	N8	D4-1/O	H2	A5-1/O
СВ	VCC	G12	VCC	P7	I/O	НЗ	GND
A7	I/O	H12	GND	M8	VCC	G3	VCC
BB	I/O	H14	I/O	M7	GND	G2	A13-I/O
A8	I/O	H13	I/O	N7	D3-I/O	G1	A6-1/O
A9	I/O	J14	I/O	P6	CS1-1/0	F1	vo.
B9	I/O	J13	I/O	N6	No.	F2	A12-1/0
C9	VO	K14	1/0	P5	NO.	E1	A7-1/Q
A10	I/O	J12	I/O	M6	D2-I/O	F3	VO
B10	1/0	K13	I/O	N5	1/0	E2.	vo
A11	٧٥٠	L14	vo.	P4	1/0	D1	A11-I/O
C10	1/0	L13	1/0	P3	1/0	D2	A8-1/O
B11	I/O	K12	I/O	M5	D1-I/O	E3	
A12	VO*	M14	I/O	N4	RDY/BUSY-RCLK-I/O	C1.	1/0
B12	I/O	N14	I/O	P2	1/0	81	A10-1/O
A13	vo.	M13	XTL2(IN)-1/O	N3	1/0	C2	A9-1/O
C12	I/O	L12	GND	N2	D0-DIN-I/O	D3	VCC

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

* Indicates unconnected package pins (14) for the XC3042.

XC3000 Families 144-Pin Plastic TQFP Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

Pin Number	XC3042 XC3064
1	PWADN
2	VO-TCLKIN
3	1/0*
4	1/0
5	1/0
6	I/O*
7	VO
8	1/0
9	VO*
10	
11	vo
12	
13	1/0 1/0
14	/O
14	VO.
16	<u> 1/0</u>
- 17	O/
18	GND
19	VCC
20	<u>//O</u>
21	<u>//O</u>
22	1/O
23	/O
24	VO
25	1/0
26	1/0
27	VO
28	VO*
29	/O
30	<u>1/0</u>
31	VO*
32	I/O*
33	VO
34	VO*
35	1/O
36	M1-RD
37	GND
38	MO-RT
39	VCC
40	M2-I/O
41	HDC-I/O
42	VO
43	/0
44	/O
45	LDC-VO
45 46	Vo*
46	<u>/0</u>
48	1/0

Pin Number	XC3042 XC3064				
49	<u>vo</u>				
50					
51	1/0				
52	VO				
53	INIT-I/O				
54	VCC				
55	GND				
56	1/0				
57	VO				
58	VO.				
59	VO				
60	VO				
61	1/0				
62	1/0				
63	1/0*				
64	1/0*				
65	VO				
66	VO				
67	1/0				
68	1/0				
69	XTL2(IN)-I/O				
70	GND				
71	RESET				
72	VCC				
73	DONE-PG				
74	D7-1/O				
75	XTL1(OUT)-BCLKIN-I/O				
76	VO				
77	1/O				
78	D6-I/O				
79	vo				
80	VO*				
81	VO				
82	1/0				
83	1/0*				
84	D5-1/O				
85	C\$0-1/O				
86	VO*				
87	VO*				
88	D4-1/O				
89	VO				
90	VCC				
91	GND				
92	D3-I/O				
93	CS1-1/O				
93 94	VO*				
95	VO.				
9 5	D2-1/O				

Pin Number 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138	XC3042 XC3064
97	VO
98	//O
99	VO*
100	VO
101	VO*
102	D1-I/O
103	RDY/BUSY-RCLK-I/O
104	1/0
105	1/0
106	D0-DIN-I/O
107	DOUT-VO
108	CCLK
109	VCC
110	GND
	A0-WSI/O
	A1-CS2-I/O
· · · · · · · · · · · · · · · · · · ·	VO
	10
	A2-1/O
	A3-1/O
	VO
	VO
	A15-I/O
	A4-1/O
	VO*
	1/O*
	A14-I/O
	A5-1/O
	GND
	VCC
	A13-1/O
	A6-1/O
	NO
132	/O*
133	A12-I/O
134	A7-1/O
135	<u>vo</u>
136	vo
137	A11-1/O
138	A8-1/O
139	<i>v</i> o
140	VO
141	A10-1/O
142	A9-I/O
143	VCC
144	GND

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

* Indicates unconnected package pins (24) for the XC3042.

XC3000 Families160-Pin PQFP Pinouts

PQFP Pin Number	XC3064, XC3090, XC3195						
1	I/O*	41	GND	81	D7-I/O	121	CCLK
2	1/0*	42	M0-RTRIG	82	XTL1-I/O-BCLKIN	122	VCC
3	1/0*	43	VCC	83	I/O*	123	GND
4	1/0	44	M2-I/O	84	1/0	124	A0-WS-1/0
5	VO	45	HDC-I/O	85	1/0	125	A1-CS2-1/O
6	1/O	46	1/0	86	D6-1/O	126	VO
7	I/O	47	I/O	87	1/0	127	
8	1/0	48	I/O	88	V0	128	A2-1/O
9	VO	49	LDC-I/O	89	V0	129	A3-1/Q
10	1/0	50	I/O*	90	1/0	130	1/0
11	1/0	51	I/O*	91	VO	131	1/0
12	I/O	52	1/0	92	D5-I/O	132	A15-1/O
13	I/O	53	I/O	93	ČŠ0-1/O	133	A4-1/O
14	1/0	54	1/0	94	1/0*	134	1/0
15	VO	55	1/0	95	VO*	135	//Q
16	1/0	56	I/O	96	VO	136	A14-1/O
17	1/0	57	1/0	97	1/0	137	A5-1/O
18	1/0	58	1/0	98	D4-I/O	138	VO*
19	GND	59	INIT-I/O	99	1/0	139	GND
20	VCC	60	VCC	100	VCC	140	VCC
21	I/O*	61	GND	101	GND	141	A13-I/O
22	I/O	62	VO	102	D3-I/O	142	A6-1/O
23	I/O	63	1/0	103	CS1-I/O	143	VO*
24	I/O	64	1/0	104	1/O	144	vo*
25	I/O	65	1/0	105	1/0	145	io
26	1/0	66	VO	106	VO*	146	/O
27	1/0	67	1/0	107	I/O*	147	A12-1/O
28	1/0	68	I/O	108	D2-1/O	148	A7-1/O
29	VO	69	I/O	109	1/0	149	1/0
30	I/O	70	1/0	110	I/O	150	VO
31	VO	71	1/0	111	VO	151	A11-1/O
32	I/O	72	1/0	112	I/O	152	A8-1/O
33	<u>I/O</u>	73	1/0	113	I/O	153	VO
34	I/O	74	1/0	114	D1-1/O	154	VO
35	I/O	75	1/0*	115	RDY/BUSY-RCLK-I/O	155	A10-1/O
36	1/0	76	XTL2-I/O	116	I/O	156	A9-1/O
37	1/0	77	GND	117	1/0	157	VCC
38	VO*	78	RESET	118	I/O*	158	GND
39	I/O*	79	VCC	119	D0-DIN-I/O	159	PWRDWN
40	M1-BDATA	80	DONE/PG	120	DOUT-I/O	160	TCLKIN-I/O

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed IOBs are default slew-rate limited.

*Indicates unconnected package pins (18) for the XC3064.

XC3000 Families 175-Pin Ceramic and Plastic PGA Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

PGA Pin Number	XC3090, XC3195	PGA Pin Number	XC3090, XC3195	PGA Pin Number	XC3090, XC3195	PGA Pin Number	XC3090, XC3195
B2	PWRDN	D13		R14	DONE-PG	R3	DO-DIN-I/O
D4	TCLKIN-I/O	814	M1-RDATA	N13	D7-1/O	N4	DOUT-I/O
B3	VO	C14	GND	T14	XTL1(OUT)-BCLKIN-I/O	R2	CCLK
C4	VO	815	MO-RTRIG	P13	VO	P3	VCC
B4	1/0	D14	VCC	R13	VO	N3	GND
A4	vo	C15	M2-VO	T13	VO	P2	A0-WS-1/0
D5	10	E14	HDC-I/O	N12	10	M3	A1-CS2-I/O
C5	1/0	B16	VO	P12	D6-I/O	R1	VO
B5	vo	D15	VO	R12	1/0	N2	vo
A5	VO	Č16	vo	T12	vo	P1	A2-1/O
C8	10	D16	LDC-VO	P11	VO	N1	A3-1/O
D6	vo	F14	VO	N11	vo	L3	VO
B6	10	E15	VO	R11	VO	M2	VO
A6	vo	E16	VO	T11	D5-VO	M1	A15-1/O
B7	vo	F15	VO	R10	CS0-1/O	L2	A4-I/O
C7	vo	F16	VO	P10	VO	L1	vo
D7	vo	G14	VO	N10	VO	КЗ	vo
A7	VO	G15	1/0	T10	VO	K2	A14-1/0
A8	Vo	G16	1/O	Т9	<u>vo</u>	K1	A5-1/O
88	vo	H16		R9	D4-I/O	J1	VO
C8	10	H15	INIT-1/0	P9	VO	J2	10
D8	GND	H14	VCC	N9	VCC	EL J	GND
D9	VCC	J14	GND	N8	GND	НЗ	VCC
C9	10	J15	1/0	P8	D3-1/O	H2	A13-1/O
B9	/O	J16	1/0	R8	CS1-I/O	H1	A6-1/O
A9	VO	K16	vo	T8	VO	Gt	10
A10	vo	K15	1/0	77	10	G2	vo
D10	VO	K14	ŧ∕O	N7	1/0	G3	VO
C10	VO	L16	10	P7	1/0	F1	VO
B10	I/O	L15	1/0	R7	D2-I/O	F2	A12-VO
A11	VO	M16	VO	T6	1/0	E1	A7-1/O
B11	VO	M15	1/0	R6	1/0	E2	1/0
D11	1/0	L14	1/0	N6	VO	F3	VO
C11	VO	N16	VO	P6	1/0	D1	A11-1/O
A12	vo	P16	VO	T5	VO	C1	A8-VO
B12	VO	N15	1/0	R5	D1-I/O	D2	1/0
C12	VO	R16	1/0	P5	RDY/BUSY-RCLK-I/O	81	10
D12	vo	M14	vo	N5	I/O	E3	A10-1/O
A13	VO	P15	XTL2(IN)-1/O	T4	I/O	C2	A9-1/O
813	VO	N14	GND	R4	VO	D3	VCC
C13	VO	R15	RESET	P4	i/O	C3	GND
A14	VO	P14	VCC				

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

Pins A2, A3, A15, A16, T1, T2, T3, T15 and T16 are not connected. Pin A1 does not exist.

YC3000 YC30004 YC3000	., XC3100 and XC3100A families have identical p	inoute
	-, ACCINC and ACCINCA lanines have identical p	mouto

Pin Number	XC3090	Pin Number	XC3090	Pin Number	XC3090	Pin Number	XC3090
1	PWRDWN	45	M1-RDATA	89	DONE-PG	133	VCC
2	TCLKIN-I/O	46	GND	90	D7-1/O	134	GND
3	1/0	47	MO-RTRIG	91	XTAL1(OUT)-BCLKIN-VO	135	A0-WS-1/O
4	1/0	48	VCC	92	1/0	136	A1-CS2-I/O
5	1/0	49	M2-1/O	93	1/0	137	-
6	I/O	50	HDC-I/O	94	V/O	138	I/O
7	I/O	51	I/O	95	VO	139	٧O
8	I/O	52	I/O	96	D6-1/O	140	A2-1/O
9	1/0	53	I/O	97	1/0	141	A3-1/O
10	I/O	54	EDC-VO	98	٧O	142	-
11	1/0	55	-	99	VO	143	_
12	1/0	56	1/0	100	VO	144	1/0
13	1/O	57	1/0	101	VO	145	VO
14	I/O	58	I/O	102	D5-VO	146	A15-1/O
15		59	I/O	103	CS0-1/O	147	A4-1/O
16	VO	60	1/0	104	1/0	148	VO
17	VO	61	VO	105	I/O	149	VO
18	/O	62	vo vo	106	10	150	A14-I/O
19	1/O	63	1/0	107	1/0	150	A5-1/O
20	1/O	64	10 VO	108	D4-1/O	152	VO
21	1/0	65	INIT-I/O	109	1/0	152	- 10
	GND				vcc		GND
22	VCC	66	VCC	110	GND	154 155	VCC
23	VCC VO	67	GND	111	D3-VO	155	A13-1/O
		68	1/0		<u>CS1-I/O</u>	150	A13-1/0
25 26	1/0	69	1/0	113	1/0		
20	1/0 VO	70	<u> 1/0</u>	114	1/0	158	1/Q
27	vo	71	1/0	115	1/0	159	
28	1/0	73	1/0	117	1/0	160	-
30	1/0	73	1/0	117	D2-VO	161	- vo
30	1/0	74	VO VO	119	V0		10 10
32	1/O		1/0	120		163	
32	1/0	76	1/0	120	1/0	164	A12-1/O
		77		121	1/0	165	A7-VO
34		78	1/0		10	166	1/0
35 36	1/O 1/O	79	1/O 1/O	123 124	D1-1/O	167	VQ
30	1/0	80	-	124	RDY/BUSY-RCLK-VO	168	-
		81	<u> </u>			169	A11-1/Q
38	1/0	82		126	VO	170	A8-1/O
39	<u> </u>	83		127	1/0		
40	VO	84	1/0	128	10	172	VO_
41	<u> 1/0</u>	85	XTAL2(IN)-I/O	129	VO	173	A10-1/O
42	I/O	86	GND	130	D0-DIN-I/O	174	A9-1/O
43	1/0	87	RESET	131	DOUT-I/O	175	vcc
44	-	88	VCC	132	CCLK	176	GND

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

XC3090 208-Pin PQFP Pinouts

XC3000, XC3000A, XC3000L, XC3100 and XC3100A families have identical pinouts

Pin Number	XC3090	Pin Number	XC3090	Pin Number	XC3090	Pin Number	XC3090
1	-	53	-	105	-	157	-
2	GND	54		106	VCC	158	-
3	PWRDWN	55	VCC	107	D/P	159	
4	TCLKIN-I/O	56	M2-1/O	108	-	160	GND
5	VO	57	HDC-I/O	109	D7-1/O	161	WS-A0-1/O
6	VO	58	vo	110	XTL1-BCLKIN-I/O	162	CS2-A1-I/O
7	VO	59		110	VO	163	VO
, B	VO	60	/0	112	VO	164	VO
9	VO	61	LDC-I/O	112	VO	165	A2-1/O
10	10	62	1/0	114	VO	166	A3-1/O
11	VO	63	1/0	114	D6-I/O	167	I/O
12	vo	64		116	VO	168	1/0
13	1/0	65		117	<u>vo</u>	169	-
14	1/0	66		117	1/0	170	-
15	-	67		118	10	171	
16	 //O	68		119		172	A15-1/O
17	1/0	69		120	1/0 1/0	173	A4-1/O
18	1/0	70	1/0	121	D5-I/O	174	VO
19	1/0	70		122	<u>CS0-I/O</u>	175	10
20	1/0	72		123	VO	176	-
20	1/O					177	-
21	vo vo	73		125	VO	178	A14-I/O
22	1/0	74	<u> </u>	126	1/0	179	A5-1/O
23	1/0 1/0	75	1/0	127	VO	180	1/0
	GND	76	1/0	128	D4-I/O	181	
25	VCC	77	INIT-I/O	129	1/O	182	GND
26		78	VCC	130	VCC	183	VCC
27	<u>vo</u>	79	GND	131	GND	184	A13-1/O
28	<u> 1/0</u>	80	1/0	132	D3-I/O	185	A6-1/O
29	1/0	81	1/0	133	CS1-I/O	185	×6-1/0
30	<u>vo</u>	82	/O	134	<u>vo</u>	187	
31	<u> </u>	83		135	VO	188	
32	<u>1/0</u>	84		136	VO	189	-
33	<u>vo</u>	85	VO	137	VO		
34	1/0	B6	1/0	138	D2-I/O	<u>190</u> 191	vo
35	1/0	87	/O	139	I/O		
36	_I/O	88	<u> </u>	140	VO	192	A12-1/O
37		89	1/0	141	VO	193	A7-I/O
38	VO	90		142	-	194	-
39	vo	91	-	143	1/O	195	-
40	VO	92		144	VO	196	-
41	VO	93	10	145	D1-I/O	197	1/O 1/O
42	1/0	94	1/0	146	RDY/BUSY-RCLK-I/O	198	
43	1/0	95	٧O	147	1/0	199	A11-1/O
44	I/O	96	1/0	148	I/O	200	AB-1/O
45	vo	97	VO	149	VO	201	1/0
46	1/O	98	vo	150	1/O	202	I/O
47	VO	99	VO	151	DIN-D0-I/O	203	A10-I/O
48	M1-RDATA	100	XTL2-I/O	152	DOUT-I/O	204	A9-I/O
49	GND	101	GND	153	CCLK	205	VCC
50	MO-RTRIG	102	RESET	154	VCC	206	-
51	-	103	-	155	_	207	-
52	_	104	_	156	-	208	-

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

*In PQ208, XC3090 and XC3195 have different pinouts.

XC3195 PQ208 and PG223 Pinouts

Pin Description	PG223	PQ208 *	Pin Description	PG223	PQ208 *	Pin Description	PG223	PQ208 *	Pin Description	PG223	PQ208 *
A9-1/O	B1	206	Do-DIN-I/O	U3	154	VO	U18	102	VO	B16	49
A10-I/O	E3	205	VO	V3	154	VO	P15	102	VO	A16	48
10-100	E4	203	10	R5	153	VO	T17	100	1/0	D14	47
1/0 1/0	C2	204	1/0	T4	152	10 1/0	T18	99		C15	46
10	C2 C1	203		 V4		10	P16	98	1/0	B15	40
VO	···		VO	 U4	150	10			10		
A8-1/O	D2	201	RDY/BUSY-RCEK-VO		149	VO	R17 N15	97	10	A15	44 43
A8-1/O A11-1/O	E2 F4	200	D1-1/O 1/O	U5 R6	148	10	R18	96 95	1/O	C14 D13	43
1/0	F4					10	P17		10	B14	42
1/0	- F3 D1	198 197	vo vo	T5	146	VO	N17	94 93	10 10	C13	40
				U6					VO VO		40 39
1/0 1/0	F2 G2	196	VO	T6	144	VO VO	N16	92	vo	B13 B12	39
		194	VO	V7	141		M15	89			
A7-VO	G4	193	VO	A7	140	VO	M18	88	1/0	D12	37
A12-1/O	G1	192	1/0	U7	139	VO	M17	87	VO	A12	36
VO	H2	191	D2-I/O	V8	138	I/O	L18	86	1/0	B11	35
VO	H3	190	VO	UB	137	1/0	L17	85	1/0	C11	34
1/O	H1	189	vo	T8	136	vo	L15	84	VO	A11	33
I∕O	H4	188	٧O	R8	135	VO	L16	83	٧O	D11	32
VO	13	187	1/0	V9	134	VO	K18	82	VO	A10	31
٧O	J2	186	CS1-1/O	U9	133	VO	K17	81	VO	B10	30
A6-1/O	J1	185	D3-1/O	Ť9	132	1/0	K16	80	1/0	C10	29
A13-VO	К3	184	GND	R9	131	GND	K15	79	1/0	C9	28
VCC	J4	183	VCC	R10	130	VCC	J15	78	VCC	D10	27
GND	K4	182	1/0	T10	129	INIT	J16	77	GND	D9	26
I/O	К2	181	D4-1/O	U10	128	VO	J17	76	1/0	B 9	25
1/0	К1	180	VO	V10	127	VO	J18	75	1/0	A9	24
A5-1/O	12	179	١/O	R11	126	VO	H16	74	1/0	C8	23
A14-1/O	L4	178	I/O	T11	125	VO.	H15	73	1/0	D8	22
VO	1.3	177	٧O	U11	124	1/0	H17	72	vo	B8	21
I/O	L1	176	CS0-1/O	V11	123	I/O	H18	71	٧O	A8	20
1/O	M1	175	D5-I/O	Ų12	122	VO	G17	70	I/O	B7	19
I/O	M2	174	٧O	R12	121	vo	G18	69	1/0	A7	18
A4-I/O	M4	173	VO	V12	120	VO	G15	68	1/O	D7	17
A15-I/O	N2	172	٧O	T13	119	VO	F16	67	1/0	B6	14
I/O	N3	171	١⁄٥	U13	118	VO	F17	66	VO	C6	13
VO	P2	169	I/O	T14	117	vo	E17	63	٧O	B5	12
I/O	R1	168	1/O	R13	116	٧٥	C18	62	I/O	A4	11
I/O	N4	167	٧O	U14	115	٧٥	F15	61	I/O	D6	10
A3-1/O	T1	166	D6-1/O	U15	114	VO	D17	60	I/O	C5	9
A2-1/O	R2	165	VO	V15	113	LDC-I/O	E16	59	VO	B4	8
I/O	P3	164	I/O	T15	112	vo	C17	58	I/O	B3	7
1/0	T2	163	1/0	R14	111	VO	B18	57	١/O	C4	6
I/O	P4	162	VO	V16	110	vo	E15	56	VO	D5	5
I/O	U1	161	XTL1(OUT)BCLKN-VO	U16	109	HDC-I/O	A18	55	vo	C3	4
A1-CS2-I/O	V1	160	D7-I/O	T16	108	M2-1/O	A17	54	VO	A3	3
A0-WS-I/O	T3	159	D/P	V17	107	VCC	D16	53	TCLKIN-I/O	A2	2
GND	R3	158	VCC	R15	106	MO-RTIG	817	52	PWRDN	B2	1
VCC	R4	157	RESET	U17	105	GND	D15	51	GND	D4	208
CCLK	U2	156	GND	R16	104	M1/RDATA	C16	50	VCC	D3	207
DOUT-I/O	V2	155	XTL2(IN)-I/O	V1B	103				La		

Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs. Programmed outputs are default slew-rate limited.

In the PQ208 package, pins 15, 16, 64, 65, 90, 91, 142, 143, 170 and 195 are not connected.

*In PQ208, XC3090 and XC3195 have different pinouts.

XC3000 Component Availability

PINS		44	64	68	8	4		1	00		1:	32	144	1 <u>6</u> 0	164	1	75	176	208	223
TYPE		PLAST.	PLAST.	PLAST.	PLAST.	CERAM	PLAST.	PLAST.	PLAST.	TOP- BRAZED	PLAST.	CERAM.	PLAST.	PLAST.	TOP- BRAZED		CERAM.	PLAST.	PLAST.	CERAM
		PLCC	VQFP	PLCC	PLCC	PGA	POFP	TOFP	VQFP	COFP	PGA	PGA	TOFP	POFP	COFP	PGA	PGA	TOFP	PQFP	PGA
CODE XC3020	-50	PC44	VQ64	PC68	PC84	PG84 MB	PQ100	TQ100	VQ100	CB100 M B	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	<u>TQ176</u>	PQ208	PG223
103020	-70			CI	CI	CIMB	CI			СМВ										
	-100			CI	CI	CIMB	CI			CMB										1
	-125			с	с	c	с													
XC3030	·50					м														
	-70	CI		CI	CI	CIM	CI	С											· · · · ·	
	-100	CI		CI	CI	CIM	CI	С												
	-125	c		С	С	C	С	c												
XC3042	-50					MB				MB		MB								
	-70				CI	CIMB	CI	c		СМВ	C	CIMB			· · · ·					
	-100	5 () (A			CI	CIMB	01	c	ļ.,	СМВ	c	CIMB						·		
	-125				c	C	c	с			c	C								
XC3064	-50											M								
	-70	(**) ···			CI						CI	CIM		CI						
	-100 -125				CI	Gere i i	1.4				c (CIM		C1						<u>.</u>
XC3090	-125	120 U			c	R					c	C		С	MB		MB			<u> </u>
AC3080	-50				CI								2 31 80.1 2 3	CI	CIMB	CI	СІМВ		CI	
	-100				CI	-								CI	CIMB	CI	CIMB		C1	
	-125				c									- C		c	C		C	<u> </u>
XC3020A	-7	·		CI	Ci	CI	CI							-		-				
	-6			c	C	c	C		l											
XC3030A	•7	CI	CI	CI	CI	ĊI	CI		CI											
	-6	С	С	с	C	c	c		с											
XC3042A	•7				CI	сı	C1		CI		CI	CI	CI							
	-6				C	С	С		С		С	c	С							
XC3064A	-7				CI						CI	<u>CI</u>	01	C I						
	-8				_C						¢	c	C	с						
XC3090A	-7				CI									01		<u>C1</u>	5	CI	CI	ļ
XC3020L	-8				c									С		C	C	C	С	5
XC3020L			C		c c				С											
XC3042L			<u> </u>		c c				c				c							
XC3064L					c				- T				c							
XC3090L					c													C		
	-5		28.0.0.0	CI	CI	CI	CI										- fe ()			
	-4	× *		CI	CI	CI	CI	· .												
XC3120A	-3			CI	CI	CI	CI				2									
	-2			CI	C1	CI	ÇI													
	-1			CI	CI	CI	ĊI		Г											
	-5	CI	CI	CI	CI	CI	C I	c												
	-4	CI	CI	CI	CI	CI	CI	c												
XC3130A	-3	CI	CI	C I	C1	CI	CI	CI	ļ										ļ	.
	-2	CI	CI	CI	CI	CI	<u>CI</u>	C1	ļ	ļ								L		ļ
	-1	c	C.	C	c	C	C	c	ļ	MB		<u></u>	<u>, </u>	<u> </u>						
	-5 -4				C1	CIMB	C I	c		MB	<u>c</u>	CIMB	0	L					-	
XC3142A	-4		<u> </u>	-	C1 C1	01 01	01	00	le l		C CI	C1 C1	C C	ļ			-			
AUDITER	-3				01	C1	CI	0	le constantes de la constante		C1	C1	C1							[
	-1				с с г	C	c	c			c	c	c		h di				1	
	•5				ci	-		-			Ci	<u> </u>	CI	C I			1104.00			
	-4				CI						CI	CI	CI	CI						1 -
XC3164A	-3				CI						CI	CI	CI	CI						
	-2				CI						CI	CI	CI	CI						
	-1				c						c	с	c	c						
	-5				01									01 01	MB	C I C I	CIMB	C I	CI	Į
XC3190A	-4	4000		-	- C1 C1					<u> </u>			<u> </u>	CI CI		CI CI	CI CI	CI	CI	+
	-2				CI								[C I		C I	CI	CI	CI	1
	-1				C								ļ	c		C	C	С	C C	<u>+ , </u>
	-5 -4		<u> </u>	ŀ.	C1 C1			l	<u> </u>	 			<u> </u>	C1 C1	MB	C1 C1	CIMB	-	CI CI	C1 C1
XC3195A	.4				<u>C1</u>				i i i i i i i i i i i i i i i i i i i					C1	<u> </u>	CI	CI	<u> </u>	CI	CI
	-2				CI				1				[CI		CI	CI		CI	CI
	-1	100000000000000000000000000000000000000			C	CC 2007	CC (20)	12 S S S S S S S S S S S S S S S S S S S	12:52 36 7.73	NO 101 10000		1. C.	121.22200	С	19 A 2 A 4 A 4	l C	C	La sister.	C	C

C = Commercial = 0° to +85° C I = Indus Parentheses indicate future product plans

XC3000, XC3000A, XC3000L, XC3100, XC3100A Logic Cell Array Families

For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.

Ordering Information	Example:	XC3130A- 3	PC44C
	Device Type		Temperature Range
	Block Delay		Number of Pins
			Package Type

XC3000, XC3000A, XC3000L, XC3100, XC3100A

The features of the original **XC3000** family are described on the preceding pages.

XC3100A is functionally identical with XC3000, but offers substantially faster performance. There is also an additional high-end family member, the XC3195A.

XC3000L uses a 3.3 V supply voltage and has lower power-down current.

The **XC3000A**, **XC3000L** and **XC3100A** families all offer identical enhanced functionality. They are thus supersets of the XC3000 familiy.

Additional routing resources provide improved performance and higher density. There is now a direct connection from each CLB output to the data input of its nearest TBUF. This speeds up the path and preserves general routing resources that can be used for other purposes.

The **CLB clock enable and the TBUF output enable** are now driven by two different vertical Longlines. In the XC3000/3100 devices, the CLB clock enable signal and the adjacent TBUF output enable signal can both be driven only from the same vertical Longline. That makes these two functions mutually exclusive, and thus creates placement constraints. Using separate Longlines for these two functions leads to improved density and performance, especially in bus-oriented applications.

Bitstream error checking protects against erroneous configuration.

Each Xilinx FPGA bitstream consists of a 40-bit preamble, followed by a device-specific number of data frames. The number of bits per frame is also device-specific; however, each frame ends with three stop bits (111) followed by a start bit for the next frame (0).

All devices in all XC3000 families start reading in a new frame when they find the first 0 after the end of the previous frame. XC3000/XC3100 devices do not check for the correct stop bits, but XC3000A/XC3100A and XC3000L devices check that the last three bits of any frame are actually 111.

Under normal circumstances, all these FPGAs behave the same way; however, if the bitstream is corrupted, an

XC3000/XC3100 device will always start a new frame as soon as it finds the first 0 after the end of the previous frame, even if the data is completely wrong or out-of-sync. Given sufficient zeros in the data stream, the device will also go Done, but with incorrect configuration and the possibility of internal contention.

An XC3000A/XC3100A/XC3000L device starts any new frame only if the three preceding bits are all ones. If this check fails, it pulls $\overline{\rm INIT}$ Low and stops the internal configuration, although the Master CCLK keeps running. The user must then start a new configuration by applying a >6 μ s Low level on RESET.

This simple check does not protect against random bit errors, but it offers almost 100 percent protection against erroneous configuration files, defective configuration data sources, synchronization errors between configuration source and FPGA, or PC-board level defects, such as broken lines or solder-bridges.

A separate modification slows down the RESET input before configuration by using a two-stage shift register driven from the internal clock. It tolerates submicrosecond High spikes on RESET before configuration. The XC3000 master can be connected like an XC4000 master, but with its RESET input used instead of INIT. (On XC3000, INIT is output only).

Soft start-up. After configuration, the outputs of all LCA device in a daisy-chain become active simultaneously, as a result of the same CCLK edge. In the original XC3000/3100 devices, each output becomes active in either fast or slew-rate limited mode, depending on the way it is configured. This can lead to large ground-bounce signals. In the new XC3000A/XC3000L/XC31000A devices, all outputs become active first in slew-rate limited mode, reducing the ground bounce. After this soft start-up, each individual output slew rate is again controlled by the respective configuration bit.

The XC3000, XC3000L, ZC3100A are fully supported by the XACT Version 5.0, or later, development system. XACT 5.0 provides many advanced features not available with the XC3000 software such as timing-driven place and route (XACT-Performance[™])and the X-BLOX[™] module generator.



IMPORTANT NOTICE All new designs should use XC3000A. Information on XC3000 is presented here as a reference for existing designs. XC3000 bitstreems are upward compatible to XC3000A without modification.

XC3000 Logic Cell Array Family

Product Specification

Features

- Industry-leading FPGA family with five device types
 - Logic densities from 1,000 to 6,000 gates
 - Up to 144 user-definable I/Os
- Guaranteed 70- to 125-MHz toggle rates, 9 to 5.5 ns logic delays
- Advanced CMOS static memory technology
 - Low quiescent and active power consumption
- XC3000-specific features
 - Ultra-low current option in Power-Down mode
 - 4-mA output sink and source current
 - Broad range of package options includes plastic and ceramic quad flat packs, plastic leaded chip carriers and pin grid arrays
 - 100% bitstream compatible with the XC3100 family
 - Commercial, industrial, military, "high rel", and MIL-STD-883 Class B grade devices
 - Easy migration to XC3300 series of HardWire maskprogrammed devices for high-volume production

Description

XC3000 is the original family of devices in the XC3000 class of Field Programmable Gate Array (FPGA) architectures. The XC3000 family has a proven track record in addressing a wide range of design applications, including general logic replacement and sub-systems integration. For a thorough description of the XC3000 architecture see the preceding pages of this data book.

The XC3000 Family covers a range of nominal device densities from 2,000 to 9,000 gates, practically achievable densities from 1,000 to 6,000 gates. Device speeds, described in terms of maximum guaranteed toggle frequencies, range from 70 to 125 MHz. The performance of a completed design depends upon placement and routing implementation, so, like with any gate array, the final verification of device utilization and performance can only be known after the design has been placed and routed.

			User I/Os		Horizontal	Configuration
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits
XC3020	64	8 x 8	64	256	16	14,779
XC3030	100	10 x 10	80	360	20	22,176
XC3042	144	12 x 12	96	480	24	30,784
XC3064	224	16 x 14	120	688	32	46,064
XC3090	320	16 x 20	144	928	40	64,160

XC3000 Logic Cell Array Family

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

Absolute Maximum Ratings

Symbol	Description		Units
V _{cc}	Supply voltage relative to GND	-0.5 to +7.0	v
VIN	Input voltage with respect to GND	–0.5 to V _{CC} +0.5	v
V _{TS}	Voltage applied to 3-state output	–0.5 to V _{CC} +0.5	v
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
Ŧ	Junction temperature plastic	+125	°C
TJ	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
V _{cc}	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	v
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	v
V _{IHT}	High-level input voltage — TTL configuration	2.0	V _{cc}	v
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	v
VIHC	High-level input voltage — CMOS configuration	70%	100%	V _{cc}
V _{ILC}	Low-level input voltage — CMOS configuration	0	20%	V _{cc}
T _{IN}	Input signal transition time		250	ns

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

Symbol	Description		Min	Max	Units
V _{он}	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}, V_{CC} \text{ min}$)		3.86		v
VoL	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Commercial		0.40	V
V _{он}	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}, V_{CC} \text{ min})$		3.76		V
V _{OL}	Low-level output voltage (@ $I_{OL} = 4.0$ mA, V_{CC} min)	Industrial		0.40	v
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		v
ICCPD	Power-down supply current (V _{CC(MAX)} @ T _{MAX}) ¹	XC3020		50	μA
		XC3030		80	μΑ
		XC3042		120	μΑ
		XC3064		170	μA
		XC3090		250	μA
I _{cco}	Quiescent LCA supply current in addition to I _{CCPD} ² Chip thresholds programmed as CMOS levels			500	μΑ
	Chip thresholds programmed as TTL levels		10	mA	
ι <u>.</u>	Input Leakage Current		-10	+10	μA
C _{IN}	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF	
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0 V$ (sample teste	əd)	0.02	0.17	mA
IRLL	Horizontal Longline pull-up (when selected) @ logic Lo	w		3.4	mA


DC Characteristics Over Operating Conditions

Note: 1. Devices with much lower I_{CCPD} tested and guaranteed at V_{CC} = 3.2 V, T = 25°C can be ordered with a Special Product Code.

 $\begin{array}{l} XC3020 \; SPC0107; \; I_{CCPD} = 1 \; \mu A \\ XC3030 \; SPC0107; \; I_{CCPD} = 2 \; \mu A \\ XC3042 \; SPC0107; \; I_{CCPD} = 3 \; \mu A \\ XC3064 \; SPC0107; \; I_{CCPD} = 4 \; \mu A \\ XC3090 \; SPC0107; \; I_{CCPD} = 5 \; \mu A \end{array}$

2. With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits tie option.

CLB Switching Characteristic Guidelines



Buffer (Internal) Switching Characteristic Guidelines

	Speed Grade	-70	-100	-125	Units
Description	Symbol	Max	Max	Max	
Global and Alternate Clock Distribution*					
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input Or: Fast (CMOS only) input pad through clock	T _{PID}	8.0	7.5	7.0	ns
buffer to any CLB or IOB clock input	T _{PIDC}	6.5	6 .0	5.7	ns
TBUF driving a Horizontal Longline (L.L.)*					
I to L.L. while T is Low (buffer active)	T _{IO}	5.0	4.7	4.5	ns
$T\downarrow$ to L.L. active and valid with single pull-up resistor	Ton	11.0	10.0	9.0	ns
T↓ to L.L. active and valid with pair of pull-up resistors	Ton	12.0	11.0	10.0	ns
TT to L.L. High with single pull-up resistor	T _{PUS}	24.0	22.0	17.0	ns
TT to L.L. High with pair of pull-up resistors	TPUF	17.0	15.0	12.0	ns
BIDI					
Bidirectional buffer delay	T _{BIDI}	2.0	1.8	1.7	ns

* Timing is based on the XC3042, for other devices see XACT timing calculator.

CLB Switching Characteristic Guidelines (continued)


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Sp	eed	Grade		70	-1	00	-12	5	
Description	Sy	mbol	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables A, B, C, D, E, to outputs X or Y	1	TILO		9 .0		7.0		5.5	ns
Sequential delay Clock k to outputs X or Y Clock k to outputs X or Y when Q is returned	8	Тско		6.0		5.0		4.5	ns
through function generators F or G to drive X or Y		TOLO		13.0		10.0		8.0	ns
Set-up time before clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC Reset Direct inactive RD	2 4 6	Т _{ЮК} Т _{DICK} Т _{ECCK}	8.0 5.0 7.0 1.0		7.0 4.0 5.0 1.0		5.5 3.0 4.5 1.0		ns ns ns ns
Hold Time after clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC	3 5 7	T _{CKI} T _{CKDI} T _{CKEC}	0 4.0 0		0 2.0 0		0 1.5 0		ns ns ns
Clock Clock High time Clock Low time Max flip-flop toggle rate	11 12	T _{CH} T _{CL} F _{CLK}	5.0 5.0 70		4.0 4.0 100		3.0 3.0 125		ns ns MHz
Reset Direct (RD) RD width delay from rd to outputs X or Y	13 9	T _{RPW} T _{RIO}	8.0	8.0	7.0	7.0	6.0	6.0	ns ns
Global Reset (RESET Pad)* RESET width (Low) delay from RESET pad to outputs X or Y		T _{MRW} T _{MRQ}	25.0	23.0	21.0	19.0	20.0	17.0	ns ns

*Timing is based on the XC3042, for other devices see XACT timing calculator.

Note: The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.





IOB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	Spee	ed Grade	-7	0	-10	00	-1:	25	Units
Description	S	ymbol	Min	Max	Min	Max	Min	Max	
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (Q) with latch transparent Clock (IK) to Registered In (Q)	3	T _{PID} T _{PTG} T _{IKRI}		6 21 5.5		4 17 4		3 16 3	ns ns ns
Set-up Time (Input) Pad to Clock (IK) set-up time	1	Т _{РІСК}	20		17		16		ns
Propagation Delays (Output) Clock (OK) to Pad (fast) same (slew rate limited) Output (O) to Pad (fast) same (slew-rate limited) 3-state to Pad begin hi-Z (fast) same (slew-rate limited) 3-state to Pad active and valid (fast) same (slew -rate limited)	7 7 10 10 9 9 8 8 8	Tokpo Tokpo Topf Tops Ttshz Ttshz Ttshz Ttson Ttson		13 33 9 29 8 28 14 34		10 27 6 23 8 25 12 29		9 24 5 20 7 24 11 27	ns ns ns ns ns ns ns ns
Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time Output (O) to clock (OK) hold time	5	Т _{оок} Т _{око}	10 0		9 0		8 0		ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	Т _{юн} Т _{юц} F _{сцк}	5 5 70		4 4 100		3 3 125		ns ns MHz
Global Reset Delays (based on XC3042) RESET Pad to Registered In (Q) RESET Pad to output pad (fast) (slew-rate limited)	13 15 15	T _{RRI} T _{RPO} T _{RPO}		25 35 53		24 33 45		23 29 42	ns ns ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP 024. Typical slew rate limited output rise/fall times are approximately four times longer.

2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

3. Input pad setup time and hold times are specified with respect to the internal clock (IK). To calculate system setup time, subtract clock delay (clock pad to IK) from the specified input pad setup time value, but the subtracted value cannot be less than zero (i.e., negative hold time). Negative hold time means that the delay in the input data is adequate for the **external system hold time** to be zero, provided the input clock uses the Global signal distribution from pad to IK.

XC3000 Logic Cell Array Family


For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.

Ordering Information



Component Availability

PINS		44	64	68	8	34		1(00		13	32	144	160	164	1	75	176	208	223
TYPE		PLAST. PLCC	PLAST. VQFP	PLAST. PLCC	PLAST. PLCC	CERAM. PGA	PLAST. PQFP	PLAST. TOFP	PLAST. VQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST, TOFP	PLAST. PQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TOFP	PLAST. PQFP	CERAM PGA
ODE		PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	100 VQ100	CB100	0 PP132	P132 PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG223
	-50					мв				МВ										
XC3020	-70			CI	CI	CIMB	CI			СМВ										1
	-100			CI	CI	CIMB	CI			CMB										L
	-125			C	С	С	C			Τ							I			j
	-50					M				L					L	L	I			1
XC3030	-70	CI		CI	CI	CIM	CI	C				L		L		L	L			İ
	-100	CI		CI	CI	CIM	GI	Ċ		L							I		I	l
	-125	C		С	C	С	C	C								L	L			L
	-50		L			мв	<u>k </u>			MB		мв				L	L	L	L	<u> </u>
XC3042	-70				CI	CIMB	CI	С		СМВ	C	CIMB		1	1	L	L	L	L	ŧ
	-100				CI	CIMB	CI	с		СМВ	C	CIMB		L	L	L	L		L	L
	-125				c	C	C	С			C	C			.	ļ	L	L	Į	.
	-50		L	L	.	l	.		İ	.		м				Ļ.,	.	L	.	Į
XC3064	-70		ļ	L	CI			1	L		CI	CIM		CI	l	!	1			1
	-100		I	.	CI				.		C1	CIM		CI		L			į	.
	-125		ļ	I	С		L		L		C	C		C	L	L	L	l		Į
	-50		Į		į		L		l			1			MB		MB]	1
XC3090	-70		L		CI		L	L		İ		L		CI	CMB	CI	CIMB		CI	
	-100				CI		L	L	L				l	CI	CMB	CI	CIMB	L	CI	.
	-125		http://www.		С									C		C	C		С	189900

Parentheses indicate future product plans

XC3000A Logic Cell Array Family

Features

- Enhanced, high performance FPGA family with five device types
 - Improved redesign of the basic XC3000 LCA Family
 - Logic densities from 1,000 to 6,000 gates
 - Up to 144 user-definable I/Os
- Superset of the industry-leading XC3000 family
 - Identical to the basic XC3000 in structure, pin out, design methodology, and software tools
 - 100% compatible with all XC3000, XC3000L, and XC3100 bitstreams
 - Improved routing and additional features
- Additional programmable interconnection points (PIPs)
 - Improved access to longlines and CLB clock enable inputs
 - Most efficient XC3000-class solution to bus-oriented designs
- Advanced 0.8
 µ CMOS static memory technology
 – Low quiescent and active power consumption
- Performance specified by logic delays, faster than corresponding XC3000 versions
- XC3000A-specific features
 - 4 mA output sink and source current
 - Error checking of the configuration bitstream
 - Soft startup starts all outputs in slew-limited mode upon power-up
 - Easy migration to the XC3400 series of HardWire mask programmed devices for high-volume production.

Product Specifications

Description

The XC3000A family offers the following enhancements over the popular XC3000 family:

The XC3000A family has additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3000A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000A family is a superset of the XC3000 family. Any bitstream used to configure an XC3000 or XC3100 device configures an XC3000A device exactly the same way.

			User I/Os		Horizontal	Configurable
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits
XC3020A	64	8 x 8	64	256	16	14,779
XC3030A	100	10 x 10	80	360	20	22,176
XC3042A	144	12 x 12	96	480	24	30,784
XC3064A	224	16 x 14	120	688	32	46,064
XC3090A	320	16 x 20	144	928	40	64,160

XC3000A Logic Cell Array Family

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

Absolute Maximum Ratings

Symbol	Description		Units
V _{cc}	Supply voltage relative to GND	-0.5 to +7.0	v
V _{IN}	Input voltage with respect to GND	-0.5 to Vcc +0.5	v
V _{TS}	Voltage applied to 3-state output	-0.5 to Vcc +0.5	v
Т _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
+	Junction temperature plastic	+125	°C
ТJ	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
V _{cc}	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	v
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	v
V _{IHT}	High-level input voltage — TTL configuration	2.0	Vcc	v
V _{ILT}	Low-level input voltage — TTL configuration	0	0.8	v
V _{IHC}	High-level input voltage — CMOS configuration	70%	100%	V _{cc}
VILC	Low-level input voltage CMOS configuration	0	20%	V _{cc}
Τ _{IN}	Input signal transition time		250	ns


At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.

Symbol	Description		Min	Max	Units
V _{OH}	High-level output voltage (@ $I_{OH} = -4.0$ mA, V _{CC} min)	Commercial	3.86		v
V _{OL}	Low-level output voltage (@ $I_{OL} = 4.0 \text{ mA}, V_{CC} \text{ min}$)	Commercial		0.40	ν
V _{OH}	High-level output voltage (@ $I_{OH} = -4.0 \text{ mA}, V_{CC} \text{ min}$)	la du stala l	3.76		۷
V _{OL}	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)	Industrial		0.40	v
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		v
ICCPD	Power-down supply current (V _{CC(MAX)} @ T _{MAX})			50	μA
Icco	Quiescent LCA supply current in addition to I _{CCPD} * Chip thresholds programmed as CMOS levels			500	μA
	Chip thresholds programmed as TTL levels			10	mA
I _{(L}	Input Leakage Current		-10	+10	μA
C _{IN}	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			15 20	pF pF
I _{RIN}	Pad pull-up (when selected) @ V _{IN} = 0 V (sample teste	:d)	0.02	0.17	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Lo	w		3.4	mA

DC Characteristics Over Operating Conditions

* With no output current loads, no active input or Longline pull-up resistors, all package pins at Vcc or GND, and the LCA device configured with a MakeBits tie option.

CLB Switching Characteristic Guidelines



Buffer (Internal) Switching Characteristic Guidelines

	Speed Grade	-7	-6	
Description	Symbol	Max	Max	Units
Global and Alternate Clock Distribution*				
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input	Т _{РІD}	7.5	7.0	ns
Or: Fast (CMOS only) input pad through clock buffer to any CLB or IOB clock input	T _{PIDC}	6.0	5.7	ns
TBUF driving a Horizontal Longline (L.L.)*				
I to L.L. while T is Low (buffer active)	T _{IO}	4.5	4.0	ns
T↓ to L.L. active and valid with single pull-up resistor	Ton	9.0	8.0	ns
T↓ to L.L. active and valid with pair of pull-up resistors	T _{ON}	11.0	10.0	ns
T1 to L.L. High with single pull-up resistor	T _{PUS}	16.0	14.0	ns
T↑ to L.L. High with pair of pull-up resistors	T _{PUF}	10.0	8.0	ns
BIDI				
Bidirectional buffer delay	T _{BIDI}	1.7	1.5	ns

* Timing is based on the XC3042A, for other devices see XACT timing calculator.

CLB Switching Characteristic Guidelines (continued)


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	Spe	ed Grade	-7	7	-6		
Description	s	ymbol	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables A, B, C, D, E, to outputs FG Mode F and FGM Mode	1	T _{ILO}		5.1 5.6		4.1 4.6	ns ns
Sequential delay Clock k to outputs X or Y Clock k to outputs X or Y when Q is retur through function generators F or G to FG Mode		Т _{ско} Т _{ого}		4.5 9.5		4.0 8.0	ns
F and FGM Mode	Э			10.0		8.5	ns
Set-up time before clock K Logic Variables A, B, C, D, E FG Mode F and FGM Mode Data In DI Enable Clock EC	e 2 6	Т _{ЮК} Т _{DICK} Т _{ЕССК}	4.5 5.0 4.0 4.5		3.5 4.0 3.0 4.0		ns ns ns ns
Hold Time after clock K Logic Variables A, B, C, D, E Data In DI Enable Clock EC	3 5 7	Т _{скі} Т _{скоі} Т _{скес}	0 1.0 2.0		0 1.0 2.0		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	Т _{СН} Т _{СL} F _{CLK}	4.0 4.0 113.0		3.5 3.5 135.0		ns ns MHz
Reset Direct (RD) RD width delay from RD to outputs X or Y	13 9	T _{RPW} T _{RIO}	6.0	6.0	5.0	5.0	ns ns
Global Reset (RESET Pad)* RESET width (Low) delay from RESET pad to outputs X or Y	,	T _{MRW} T _{MRQ}	16.0	19.0	14.0	17.0	ns ns

*Timing is based on the XC3042A, for other devices see XACT timing calculator.

Notes: The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.

IOB Switching Characteristic Guidelines



IOB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	Spee	d Grade	-7	,	-6			
Description	S	mbol	Min	Max	Min	Max	\square	Units
Propagation Delays (Input)								
Pad to Direct In (I)	3	T _{PID}		4.0		3.0		ns
Pad to Registered In (Q) with latch transparent		TPTG		15.0		14.0		กร
Clock (IK) to Registered In (Q)	4	TIKRI		3.0		2.5		ns
Set-up Time (Input)								
Pad to Clock (IK) set-up time	1	T _{PICK}	14.0		12.0			ns
Propagation Delays (Output)								
Clock (OK) to Pad (fast)	7	Токео		8.0		7.0		ns
same (slew rate limited)	7	Токро		18.0		15.0		ns
Output (O) to Pad (fast)	10	TOPE		6.0		5.0		ns
same (slew-rate limited)	10	Tops	1	16.0		13.0	1 1	ns
3-state to Pad begin hi-Z (fast)	9	TTSHZ		10.0		9.0		ns
same (slew-rate limited)	9	TTSHZ		20.0		12.0		ns
3-state to Pad active and valid (fast)	8	TISON		11.0		10.0		ns
same (slew -rate limited)	8	TTSON		21.0		18.0		ns
Set-up and Hold Times (Output)								
Output (O) to clock (OK) set-up time	5	Тоок	8.0		7.0			ns
Output (O) to clock (OK) hold time	6	Токо	0		0		11	ns
Clock								
Clock High time	11	Тюн	4.0		3.5			ns
Clock Low time	12	TIOL	4.0		3.5	1	11 1	ns
Max. flip-flop toggle rate		FCLK	113.0		135.0			MHz
Global Reset Delays (based on XC3042A)								
RESET Pad to Registered In (Q)	13	T _{BBI}		24.0		23.0		ns
RESET Pad to output pad (fast)	15	TBPO	1	33.0		29.0		ns
(slew-rate limited)	15	TBPO	1	43.0		37.0		ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see page XAPP024. Typical slew rate limited output rise/fall times are approximately four times longer.

2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract clock delay (pad to IK) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.

4. TPID, TPTG, and TPICK are 3 ns higher for XTL2 when the pin is configured as a user input.

XC3000A Logic Cell Array Family


For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.

Ordering Information



Component Availability

PINS	44	64	68	ε	34		10	00		1	32	144	160	164	1	75	176	208	223
TYPE	PLAST. PLCC	PLAST. VQFP	PLAST. PLCC	PLAST. PLCC	CERAM PGA	PLAST. PQFP	PLAST. TQFP	PLAST. VQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLABT. TQFP	PLAST. PQFP	TOP- BRAZED COFP	PLAST. PGA	CERAM. PGA	PLAST. TQFP	PLAST. PQFP	CERAM PGA
CODE	PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG223
XC3020A	'		CI	CI	CI	CI			6 X X X			1 . 100	07588		TINC				
-0	3		C	C	C	С						196623	(* +) » k	20.00		73 Milia		15:35	
XC3030A -7	CI	CI	CI	CI	CI	CI		CI	124.8		gi di kana kana kana kana kana kana kana kan	\$2.94 % &		888833	3 1 8 AN	12 31533	*****	1.000	
-6	B C	C	C	C	C	C		C			Signet 1	di di second	1.160	W. S & M			1000		
XC3042A	1			CI	CI	ÇI		CI		ÇI	CI	CI		3:10%		1223A)			
	3			C	C	С		С		С	C	c	50.000 B	2401	1901 M.	i (cribici			
XC3064A	1			CI						CI	CI	CI	CI	li kuli d					
-0300-7	6		L	С				l		С	C	C	C						
XC3090A	7			CI									CI		CI	CI	CI	ÇI	
-(3		17.2	С					1				c		c	С	C	c	

XC3000L Low Voltage Logic Cell Array Family

Product Specifications

Description

Features

- Part of the ZERO+ family of 3.3 V FPGAs
- Low supply voltage FPGA family with five device types
 - JEDEC-compliant 3.3 V version of theXC3000A LCA Family
 - Logic densities from 1,000 to 6,000 gates
 - Up to 144 user-definable I/Os
- Advanced, low power 0.8 μ CMOS static memory technology
 - Very low quiescent current consumption, ≤ 20µA
 - Operating power consumption 56% less than XC3000A, 66% less than previous generation 5 V FPGAs
- Superset of the industry-leading XC3000 family
 - Identical to the basic XC3000 in structure, pinout, design methodology, and software tools
 - 100% compatible with all XC3000, XC3000A, XC3100 and XC3100A bitstreams
 - Improved routing and additional features
- Additional programmable interconnection points (PIPs)
 - Improved access to Longlines and CLB clock enable inputs
 - Most efficient XC3000-class solution to bus-oriented designs

XC3000L-specific features

- Guaranteed over the 3.0 to 3.6 V Vcc range
- 4 mA output sink and source current
- Error checking of the configuration bitstream
- Soft startup starts all outputs in slew-limited mode upon power-up
- Easy migration to the XC3400 series of HardWire mask programmed devices for high-volume production

The XC3000L family of FPGAs is optimized for operation from a nominally 3.3 V supply. Aside from the electrical and timing parameters listed in this data sheet, the XC3000L family is in all respects identical with the XC3000A family, and is a superset of the XC3000 family.

The operating power consumption of Xilinx FPGAs is almost exclusively dynamic, and it changes with the square of the supply voltage. For a given complexity and clock speed, the XC3000L consumes, therefore, only 44% of the power used by the equivalent XC3000A device. In accordance with its use in battery-powered equipment, the XC3000L family was designed for the lowest possible power-down and quiescent current consumption.

In mixed supply-voltage systems, the XC3000L, fed by a 3.3 V (nominal) supply, can directly drive any device with TTL-like input thresholds. When a 5 V device drives the XC3000L, a current-limiting resistor (1 k Ω) or a voltage divider is required to prevent excessive input current.

Like the XC3000A family, XC3000L offers the following functional improvements over the popular XC3000 family:

The XC3000L family has additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3000L devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in the XC3000 family, determined by the individual configuration option.

The XC3000L family is a superset of the XC3000 family. Any bitstream used to configure an XC3000 device configures an XC3000L device the same way.

			User I/Os		Horizontal	Configurable	
Device	CLBs	Array	Max	Flip-Flops	Longlines	Data Bits	
XC3020L	64	8 × 8	64	256	16	14,779	
XC3030L	100	10 x 10	80	360	20	22,176	
XC3042L	144	12 x 12	96	480	24	30,784	
XC3064L	224	16 x 14	120	688	32	46,064	
XC3090L	320	16 x 20	144	928	40	64,160	

XC3000L Logic Cell Array Family

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

Absolute Maximum Ratings

Symbol	Description		Units
V _{cc}	Supply voltage relative to GND	-0.5 to +7.0	v
V _{IN}	Input voltage with respect to GND	-0.5 to V _{CC} +0.5	v
V _{TS}	Voltage applied to 3-state output	-0.5 to V _{CC} +0.5	v
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
.	Junction temperature plastic	+125	°C
Tj	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
V _{cc}	Supply voltage relative to GND Commercial 0°C to +85°C junction	3.0	3.6	v
VIH	High-level input voltage	2.0	V _{cc} +0.3	v
VIL	Low-level input voltage	-0.3	0.8	v
T _{IN}	Input signal transition time		250	ns

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.


Although the present (1994) devices operate over the full supply voltage range from 3.0 to 5.25 V, Xilinx reserves the right to restrict operation to the 3.0 to 3.6 V range later, when smaller device geometries might preclude operation at 5 V.

Symbol	Description	Min	Max	Units
V _{OH}	High-level output voltage (@ I _{OH} = −4.0 mA, V _{CC} min)	2.40		v
VOL	Low-level output voltage (@ I _{OL} = 4.0 mA, V _{CC} min)		0.40	v
V _{OH}	High-level output voltage (@ –100 μΑ, V _{CC} min)	V _{CC} -0.2		v
V _{OL}	Low-level output voltage (@ 100 µA, V _{CC} min)		0.2	v
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)	2.30		v
ICCPD	Power-down supply current (V _{CC(MAX)} @ T _{MAX})		10	μA
lcco	Quiescent LCA supply current* Chip thresholds programmed as CMOS levels		20	μА
IIL	Input Leakage Current, all I/O pins in parallel	-10	+10	μA
C _{IN}	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		10 15	pF pF
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2		15 20	pF pF
I _{RIN}	Pad pull-up (when selected) @ V _{IN} = 0 V (sample tested)	0.02	0.17	mA
I _{RLL}	Horizontal Longline pull-up (when selected) @ logic Low		2.50	mA

DC Characteristics Over Operating Conditions

* With no output current loads, no active input or Longline pull-up resistors, all package pins at V_{CC} or GND, and the LCA device configured with a MakeBits tie option. I_{CCO} is in addition to I_{CCPD}.

CLB Switching Characteristic Guidelines



Buffer (Internal) Switching Characteristic Guidelines

	Speed Grade	-8	[[[]	{
Description	Symbol	Max		Units
Global and Alternate Clock Distribution*				
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input	T _{PGC}	9.0		ns
Or: Fast (CMOS only) input pad through clock buffer to any CLB or IOB clock input	T _{PGCC}	7 .0		ns
TBUF driving a Horizontal Longline (L.L.)*				
I to L.L. while T is Low (buffer active)	Τ _{IO}	5.0	11 11	ns
T↓ to L.L. active and valid with single pull-up resistor	Ton	12 .0		ns
T1 to L.L. High with single pull-up resistor	T _{PUS}	24 .0		ns
BIDI				
Bidirectional buffer delay	T _{BIDI}	2 .0		ns

* Timing is based on the XC3042L, for other devices see XACT timing calculator.

Note: The use of two pull-up resistors per Longline, available on other XC3000 devices, is not a valid design option for XC3000L devices

CLB Switching Characteristic Guidelines (continued)


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	S	peed	Grade	-	8		
Description		S	ymbol	Min	Max	 <u> </u>	Units
Combinatorial Delay Logic Variables A, B, C	C, D, E, to outputs X or Y FG Mode F and FGM Mode	1	T _{ILO}		6.7 7.5		ns ns
Sequential delay Clock k to outputs X of Clock k to outputs X of through function get		8	Т _{ско}		7.5	i	ns
unough fullotion go	FG Mode F and FGM Mode		T _{QLO}		14.0 14.8		ns ns
Set-up time before clock Logic Variables Data In Enable Clock	K A, B, C, D, E FG MODE F and FGM Mode DI EC	2 4 6	Т _{ІСК} Т _{DICK} Т _{ЕССК}	5.0 5.8 5.0 5.0			ns ns ns ns
Hold Time after clock K Logic Variables Data In Enable Clock	A, B, C, D, E DI EC	3 5 7	Т _{СКІ} Т _{СКDI} Т _{СКЕС}	0 2.0 2.0			ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle ra	te	11 12	Т _{СН} Т _{СL} F _{CLK}	5.0 5.0 80.0			ns ns MHz
Reset Direct (RD) RD width delay from RD to outp	uts X or Y	13 9	T _{RPW} T _{RIO}	7.0 7.0			ns ns
Global Reset (RESET Pa RESET width (Low) delay from RESET pa			T _{MRW} T _{MRQ}	16.0	23.0		ns ns

*Timing is based on the XC3042A, for other devices see XACT timing calculator.

Notes: The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.

IOB Switching Characteristic Guidelines



2-174

IOB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

	Spee	d Grade	-	8					
Description	S	mbol	Min	Max	Min	Max	Min	Max	Units
Propagation Delays (Input)									
Pad to Direct In (I)	3	T _{PID}		5.0					ns
Pad to Registered In (Q) with latch transparent		T _{PTG}		24.0					ns
Clock (IK) to Registered In (Q)	4	TIKAI		6.0					ns
Set-up Time (Input)									
Pad to Clock (IK) set-up time	1	T _{PICK}	22.0						ns
Propagation Delays (Output)									
Clock (OK) to Pad (fast)	7	Токро		12.0					ns
same (slew rate limited)	7	Токро		28.0					ns
Output (O) to Pad (fast)	10	TOPF	1	9.0			11		ns
same (slew-rate limited)	10	TOPS		25.0					ns
3-state to Pad begin hi-Z (fast)	9	T _{TSHZ}		12.0			11		ns
same (slew-rate limited)	9	TTSHZ		28.0					ns
3-state to Pad active and valid (fast)	8	TTSON		16.0					ns
same (slew -rate limited)	8	T _{TSON}		32.0					ns
Set-up and Hold Times (Output)								_	
Output (O) to clock (OK) set-up time	5	Тоок	12.0						ns
Output (O) to clock (OK) hold time	6	Токо	0						ns
Clock									
Clock High time	11	Т _{ЮН}	5.0						ns
Clock Low time	12	TIOL	5.0						ns
Max. flip-flop toggle rate		F _{CLK}	80.0						MHz
Global Reset Delays (based on XC3042L)									
RESET Pad to Registered In (Q)	13	T _{BBI}	25.0						ns
RESET Pad to output pad (fast)	15	TRPO	35.0						ns
(slew-rate limited)	15	TRPO	51.0						ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see page XAPP024. Typical slew rate limited output rise/fall times are approximately four times longer.

2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract clock delay (pad to IK) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.

4. The slew-limited delays for T_{OKPO} , T_{SHZ} , T_{TSON} and T_{RPO} are guaranteed by design and not tested.

XC3000L Logic Cell Array Family


For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.

Ordering Information



Component Availability

PINS	44	64	68	8	34		10	00		1:	32	144	160	164	1	75	176	208	223
TYPE	PLAST. PLCC	PLAST. VQFP	PLAST. PLCC	PLAST. PLCC	CERAM PGA	PLAST. PQFP	PLAST. TQFP	PLAST. VQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TOFP	PLAST. POFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TOFP	PLAST. PQFP	CERAM PGA
CODE	PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG223
XC3020L				C				ł						1					
XC3030L		С		C	1			c			1								
XC3042L				C	1	1 .	1	C			1	С							
XC3064L			T	C		T		I	[T	С							
XC3090L				С			,										С		

XC3100A Logic Cell Array Families

Product Specifications

Features

- Ultra-high-speed FPGA family with six members
 - 50-85 MHz system clock rates
 - 190 to 325 MHz guaranteed flip-flop toggle rates
 - 1.75 to 4.1 ns logic delays
- High-end additional family member in the 22 X 22 CLB array-size XC3195A device
- 8 mA output sink current and 8 mA source current
- Maximum power-down and quiescent current is 5 mA
- Both families are 100% architecture and pin-out compatible with other XC3000 families
- Beyond this, XC3100A is also software and bitstream compatible with the XC3000, XC3000A, and XC3000L families
- 100% PCI complaint (A-2 speed grade in plastic quad flat pack (PQFP) packaging).

XC3100A combines the features of the XC3000A and XC3100 families.

- Additional interconnect resources for TBUFs and CE inputs
- · Error checking of the configuration bitstream
- Soft startup holds all outputs slew-rate limited during initial power-up
- More advanced CMOS process

Description

The XC3100A is a performance-optimized relative of the XC3000 and XC3000A families. While all families are footprint compatible, XC3100A familiy extends the system performance beyond 80 MHz.

The XC3100A familiy follows the XC4000 speed-grade nomenclature, indicating device performance with a number that is based on the internal logic-block delay, in ns.

The XC3100A family offers the following enhancements over the popular XC3100 family.

The XC3100A family has additional interconnect resources to drive the I-inputs of TBUFs driving horizontal Longlines. The CLB Clock Enable input can be driven from a second vertical Longline. These two additions result in more efficient and faster designs when horizontal Longlines are used for data bussing.

During configuration, the XC3100A devices check the bitstream format for stop bits in the appropriate positions. Any error terminates the configuration and pulls INIT Low.

When the configuration process is finished and the device starts up in user mode, the first activation of the outputs is automatically slew-rate limited. This feature, called Soft Startup, avoids the potential ground bounce when all outputs are turned on simultaneously. After start-up, the slew rate of the individual outputs is, as in all XC3000 families, determined by the individual configuration option.

The XC3100A family is a superset of the XC3000 families. Any bitstream used to configure an XC3000, XC3000A, XC3000L or XC3100 device, will configure the same-size XC3100A device exactly the same way.

Device	CLBs	Array	User I/O Max	Flip-Flops	Horizontal Longlines	Configuration Data Bits
XC3120A	64	8 x 8	64	256	16	14,779
XC3130A	100	10 x 10	80	360	20	22,176
XC3142A	144	12 x 12	96	480	24	30,784
XC3164A	224	16 x 14	120	688	28	46,064
XC3190A	320	16 x 20	144	928	40	64,160
XC3195A	484	22 x 22	176	1,320	44	94,944

XC3100, XC3100A Logic Cell Array Family

Xilinx maintains test specifications for each product as controlled documents. To insure the use of the most recently released device performance parameters, please request a copy of the current test-specification revision.

Absolute Maximum Ratings

Symbol	Description		Units
V _{cc}	Supply voltage relative to GND	-0.5 to +7.0	v
V _{IN}	Input voltage with respect to GND	-0.5 to V _{CC} +0.5	v
V _{TS}	Voltage applied to 3-state output	-0.5 to V _{CC} +0.5	V
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10 s @ 1/16 in.)	+260	°C
-	Junction temperature plastic	+125	°C
Τj	Junction temperature ceramic	+150	°C

Note: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time may affect device reliability.

Operating Conditions

Symbol	Description	Min	Max	Units
V _{cc}	Supply voltage relative to GND Commercial 0°C to +85°C junction	4.75	5.25	v
	Supply voltage relative to GND Industrial -40°C to +100°C junction	4.5	5.5	v
V _{IHT}	High-level input voltage — TTL configuration	2.0	V _{cc}	v
V _{iLT}	Low-level input voltage — TTL configuration	0	0.8	v
V _{IHC}	High-level input voltage — CMOS configuration	70%	100%	V _{cc}
V _{ILC}	Low-level input voltage CMOS configuration	0	20%	V _{cc}
T _{IN}	Input signal transition time		250	ns

At junction temperatures above those listed as Operating Conditions, all delay parameters increase by 0.3% per °C.


Symbol	Description		Min	Max	Units
V _{он}	High-level output voltage (@ $I_{OH} = -8.0$ mA, V _{CC} min)	Commercial	3.86		v
V _{OL}	Low-level output voltage (@ I_{OL} = 8.0 mA, V _{CC} min)	Commerciai		0.40	v
V _{OH}	High-level output voltage (@ $I_{OH} = -8.0$ mA, V _{CC} min)	Industrial	3.76		v
V _{OL}	Low-level output voltage (@ I_{OL} = 8.0 mA, V _{CC} min)	industnai		0.40	v
V _{CCPD}	Power-down supply voltage (PWRDWN must be Low)		2.30		v
I _{cco}	Quiescent LCA supply current Chip thresholds programmed as CMOS levels ¹			8	mA
	Chip thresholds programmed as TTL levels			14	mA
ارر	Input Leakage Current		-10	+10	μΑ
C _{IN}	Input capacitance, all packages except PGA175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			10 15	pF pF
	Input capacitance, PGA 175 (sample tested) All Pins except XTL1 and XTL2 XTL1 and XTL2			15 20	pF pF
I _{RIN}	Pad pull-up (when selected) @ $V_{IN} = 0V$ (sample tested	j)	0.02	0.17	mA
I _{RLL}	Horizontal long line pull-up (when selected) @ logic Lo	w	0.20	2.80	mA

DC Characteristics Over Operating Conditions

Note: 1. With no output current loads, no active input or long line pull-up resistors, all package pins at V_{CC} or GND, and the LCA configured with a MakeBits tie option.

 Total continuous output sink current may not exceed 100 mA per ground pin. The number of ground pins varies from two for the XC3120A in the PC84 package, to eight for the XC3195A in the PQ208 or PG223 package.

CLB Switching Characteristic Guidelines



Buffer (Internal) Switching Characteristic Guidelines

Spe	ed Grade	-5	-4	-3	-2	-1	
Description	Symbol	Max	Max	Max	Max	Max	Units
Global and Alternate Clock Distribution*						·	
Either: Normal IOB input pad through clock buffer to any CLB or IOB clock input Or: Fast (CMOS only) input pad through clock	T _{PID}	6.8	6.5	5.6	5.2	3.8	ns
buffer to any CLB or IOB clock input	T _{PIDC}	5.4	5.1	4.3	4.0	3.3	ns
TBUF driving a Horizontal Long line (L.L.)*							
I to L.L. while T is Low (buffer active) (XC3100)	T _{iO}	4.1	3.7	3.1		1	ns
(XC3100A)	Tio	3.6	3.6	3.1	3.1	2.8	ns
$T\downarrow$ to L.L. active and valid with single pull-up resistor	Ton	5.6	[5.0	4.2	4.2	3.9	ns
$T\downarrow$ to L.L. active and valid with pair of pull-up resistors	Ton	7.1	6.5	5.7	5.7	5.4	ns
T [↑] to L.L. High with single pull-up resistor	T _{PUS}	15.6	13.5	11.4	11.4	10.3	ns
T1 to L.L. High with pair of pull-up resistors	T _{PUF}	12.0	10.5	8.8	8.1	7.0	ns
BIDI							
Bidirectional buffer delay	TBIDI	1.4	1.2	1.0	0.9	0.85	ns

* Timing is based on the XC3142A, for other devices see XACT timing calculator.

CLB Switching Characteristic Guidelines (continued)


Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.


	Speed (Grad	le		5	-4	ŀ	-:	3	-∶	2	-	1	
Description		S	mbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
Combinatorial Delay Logic Variables A, B, C to outputs X or Y	C, D, E,	1	T _{ILO}		4.1		3.3		2.7		2.2		1.75	ns
Sequential delay Clock K to outputs X o Clock K to outputs X o through function gener to drive X or Y	r Y when Q is returned	8	Т _{ско} Т _{аго}		3.1 6.3		2.5		2.1		1.7	3.1 [°]	1.4	ns
			1010		0.0						0.0		: : :	
Set-up time before clock I Logic Variables Data In Enable Clock Reset Direct inactive	K A, B, C, D, E DI EC RD	2 4 6	T _{ICK} T _{DICK} T _{ECCK}	3.1 2.0 3.8 1.0		2.5 1.6 3.2 1.0		2.1 1.4 2.7 1.0		1.8 1.3 2.5 1.0		1.7 1.2 2.3 1.0		ns ns ns ns
Hold Time after clock k Logic Variables Data In Enable Clock	A, B, C, D, E DI EC	3 5 7	Т _{СКІ} Т _{СКDI} Т _{СКЕС}	0 1.0 1.0		0 1.0 0.8		0 0.9 0.7		0 0.9 0.7		0 0.8 0.6		ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rat	10	11 12	Т _{СН} Т _{СL} F _{CLK}	2.4 2.4 190		2.0 2.0 230		1.6 1.6 270		1.3 1.3 325		1.3 1.3 325		ns ns MHz
Reset Direct (RD) RD width delay from RD to outputs X or Y		13 9	T _{RPW} T _{RIO}	3.8	4.4	3.2	3.7	2.7	3.1	2.3	2.7	2.3	2.4	ns ns
Global Reset, from RESE	T Pad.	1												
RESET width (Low) (X				14.0	17.0	14.0	14.0	12.0	12.0	12.0	12.0	12.0	12.0	ns ns

Notes: The CLB K to Q output delay (T_{CKO}, #8) of any CLB, plus the shortest possible interconnect delay, is always longer than the Data In hold time requirement (T_{CKDI}, #5) of any CLB on the same die.

 T_{ILO} , T_{QLO} and T_{ICK} are specified for 4-input functions. For 5-input functions or base FGM functions, each of these specifications for the XC3100A family increses by 0.50 ns (-5), 0.42 ns (-4) and 0.35 ns (-3).

IOB Switching Characteristic Guidelines





2-182

IOB Switching Characteristic Guidelines (continued)

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Since many internal timing parameters cannot be measured directly, they are derived from benchmark timing patterns. The following guidelines reflect worst-case values over the recommended operating conditions. For more detailed, more precise, and more up-to-date timing information, use the values provided by the XACT timing calculator and used in the simulator.

Speed	Grad	le	-	5	-4	ŧ		3	-:	2	-	1	
Description	Sy	mbol	Min	Max	Min	Max	Min	Max	Min	Max	Min-	Max	Units
Propagation Delays (Input) Pad to Direct In (I) Pad to Registered In (q) with latch transparent (XC3100A) (XC3100) Clock (IK) to Registered In (Q)	3	T _{PID} T _{PTG} T _{PTG} T _{IKRI}		2.8 14.0 16.0 2.8		2.5 12.0 15.0 2.5		2.2 11.0 13.0 2.2		2.0 11.0 1.9		1.7 10.0 1.7	ns ns ns ns
Set-up Time (Input) Pad to Clock (IK) set-up time XC3100 Family XC3120A,XC3130A XC3142A XC3164A XC3190A XC3195A	1	T _{PICK}	15.0 10.9 11.0 11.2 11.5 12.0		14.0 10.6 10.7 11.0 11.2 11.6		12.0 9.4 9.5 9.7 9.9 10.3		8.9 9.0 9.2 9.4 9.8		8.0 8.1 8.3 8.5 8.9		ns ns ns ns ns ns
Propagation Delays (Output) Clock (OK) to Pad (fast) same (slew-rate limited) Output (O) to Pad (fast) same (slew-rate limited) (XC3100A) (XC3100) 3-state to Pad begin hi-Z (fast) same (slew-rate limited) 3-state to Pad active and valid (fast) (XC3100A) same (slew-rate limited) 3-state to Pad active and valid (fast) (XC3100A) same (slew-rate limited)	7 7 10 10 9 9 8 8 8 8 8 8	Tokpo Tokpo Topf Tops Topf Tshz Ttshz Ttsnk Ttson Ttson Ttson Ttson		5.5 14.0 4.1 12.1 13.0 6.9 6.9 10.0 18.0 12.0 20.0		5.0 12.0 3.7 11.0 11.0 6.2 6.2 10.0 17.0 17.0		4.4 10.0 3.3 9.0 5.5 5.5 9.0 15.0 9.0 15.0		4.0 9.7 3.0 8.7 5.0 5.0 8.5 14.2		3.4 8.4 3.0 8.0 4.5 4.5 6.5 11.5	ns ns ns ns ns ns ns ns ns ns
Set-up and Hold Times (Output) Output (O) to clock (OK) set-up time,(XC3100A) (XC3100) Output (O) to clock (OK) hold time	5 5 6	Т _{оок} Т _{оок} Т _{око}	5.0 6.2 0		4.5 5.6 0		4.0 5.0 0		3.6 0		3.2 0	- 14 1980 1 1	ns ns ns
Clock Clock High time Clock Low time Max. flip-flop toggle rate	11 12	Т _{ЮН} Т _{ЮL} F _{CLK}	2.4 2.4 190.0		2.0 2.0 230.0		1.6 1.6 270.0		1.3 1.3 325.0		1.3 1.3 325.0		ns ns MHz
Global Reset Delays RESET Pad to Registered In (Q), (XC3120/XC3120A) (XC3195/XC3195A) RESET Pad to output pad (fast) (slew-rate limited)	13 15 15	T _{RPO}		18.0 29.5 24.0 32.0		15.0 25.0 20.0 27.0		13.0 21.0 17.0 23.0		13.0 21.0 17.0 23.0		13.0 21.0 17.0 22.0	ns ns ns ns

Notes: 1. Timing is measured at pin threshold, with 50 pF external capacitive loads (incl. test fixture). For larger capacitive loads, see XAPP 024. Typical slew rate limited output rise/fall times are approximately four times longer.

2. Voltage levels of unused (bonded and unbonded) pads must be valid logic levels. Each can be configured with the internal pull-up resistor or alternatively configured as a driven output or driven from an external source.

- 3. Input pad set-up time is specified with respect to the internal clock (IK). In order to calculate system set-up time, subtract clock delay (pad to ik) from the input pad set-up time value. Input pad holdtime with respect to the internal clock (IK) is negative. This means that pad level changes immediately before the internal clock edge (IK) will not be recognized.
- 4. T_{PID}, T_{PTG}, and T_{PICK} are 3 ns higher for XTAL2 when the pin is configured as a user input.


XC3100, XC3100A Logic Cell Array Family

For a detailed description of the device architecture, see pages 2-105 through 2-123.

For a detailed description of the configuration modes and their timing, see pages 2-124 through 2-132.

For detailed lists of package pin-outs, see pages 2-140 through 2-150.

For package physical dimensions and thermal data, see Section 4.



Component Availability

PINS		44	64	68	8	14		1	00		1	32	144	160	164	1	75	176	208	223
TYPE		PLAST. PLCC	PLAST. VQFP	PLAST. PLCC	PLAST. PLCC	CERAM PGA	PLAST. PQFP	PLAST. TOFP	PLAST. VQFP	TOP- BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TOFP	PLAST. PQFP	TOP. BRAZED CQFP	PLAST. PGA	CERAM. PGA	PLAST. TQFP	PLAST. PQFP	CERAN PGA
CODE	-	PC44	VQ64	PC68	PC84	PG84	PQ100	TQ100	VQ100	CB100	PP132	PG132	TQ144	PQ160	CB164	PP175	PG175	TQ176	PQ208	PG22
	-5			CI	CI	CI	CI													
	-4			CI	CI	CI	CI													
C3120A	-3			CI	CI	CI	CI												a 60	
	·2			C	C	C	C													
	-1			С	C	C	C													
	-5	CI		CI	CI	Ci	CI		С											
	-4	CI		CI	CI	CI	CI		c											
(C3130A	-3	CI		CI	CI	CI	CI		c											
	-2	С		c	c	C	C		c											
	-1	C	[С	C	C	C		c					1						
	-5				CI	CIMB	CI		C	MB	c	CIMB	CI							
	-4		L		CI	CI	CI	1.0	c		c	CI	C1				8.6.10.10	(k)	10.10	
C3142A	-3		L	E	C1	CI	CI		С		с	CI	CI							
	-2		L		C	C	C		c		С	c	С						1	
	-1		L		C	C	С	- 1	c		c	c	c							
	-5				CI			- Serie de			CI	CI	CI	CI					1	
	-4			ł	CI						CI	CI	CI	CI						
(C3164A	-3				CI						CI	CI	CI	CI						
	·2		Γ		C					1	c	c	С	С						
	-1				C						c	_ c	С	С						
	-5				<u>C1</u>									CI	МВ	CI	CIMB	CI	CI	
	-4			L	CI				L	l				CI	ļ	CI	CI	CI	CI	
KC3190A	-3				CI							2 C S		CI		CI	CI	CI	CI	
	-2				C									C		c	С	C	C	
	-1		I		C)				c		C	C	C	C	
	-5		Γ	L	CI						1			CI	MB	01	CIMB		CI	CIM
	-4		1		CI					1		1	1	CI		CI	CI		CI	CI
(C3195A	•3		l	1	CI					1			1	CI		CI	CI		CI	CI
	-2				C		1		1					C		c	C		C	C
	-1		1]	С		[1		С		c	С		C	С