

CMOS Low Voltage 4 Ω SPDT Switch

ADG719

FEATURES

+1.8 V to +5.5 V Single Supply 4 Ω (Max) On Resistance 0.75 Ω (Typ) On-Resistance Flatness -3 dB Bandwidth >200 MHz Rail-to-Rail Operation 6-Lead SOT-23 Package, 8-Lead μ SOIC Package Fast Switching Times t_{ON} 20 ns t_{OFF} 6 ns

Typical Power Consumption (<0.01 μW)
TTL/CMOS Compatible
APPLICATIONS
Battery Powered Systems

Sample Hold Systems Audio Signal Routing Video Switching Mechanical Reed Relay Replacement

GENERAL DESCRIPTION

Communication Systems

The ADG719 is a monolithic CMOS SPDT switch. This switch is designed on a submicron process that provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.


The ADG719 can operate from a single supply range of +1.8 V to +5.5 V, making it ideal for use in battery-powered instruments and with the new generation of DACs and ADCs from Analog Devices.

Each switch of the ADG719 conducts equally well in both directions when on. The ADG719 exhibits break-before-make switching action.

Because of the advanced submicron process, -3 dB bandwidths of greater than 200 MHz can be achieved.

The ADG719 is available in a 6-lead SOT-23 package and an 8-lead μ SOIC package.

FUNCTIONAL BLOCK DIAGRAM



SWITCHES SHOWN FOR A LOGIC "1" INPUT

PRODUCT HIGHLIGHTS

- 1. +1.8 V to +5.5 V Single Supply Operation. The ADG719 offers high performance, including low on resistance and fast switching times and is fully specified and guaranteed with +3 V and +5 V supply rails.
- 2. Very Low R_{ON} (4 Ω max at 5 V, 10 Ω max at 3 V). At 1.8 V operation, R_{ON} is typically 40 Ω over the temperature range.
- 3. On-Resistance Flatness ($R_{FLAT(ON)}$) (0.75 Ω typ).
- 4. −3 dB Bandwidth >200 MHz.
- Low Power Dissipation. CMOS construction ensures low power dissipation.
- 6. Fast t_{ON}/t_{OFF}.
- 7. Tiny 6-lead SOT-23 and 8-lead µSOIC packages.

ADG719—SPECIFICATIONS¹ ($V_{DD} = +5 \text{ V} \pm 10\%$, GND = 0 V. All specifications -40°C to $+85^{\circ}\text{C}$, unless otherwise noted.)

		Version			
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		0 V to V _{DD}	V		
On Resistance (R _{ON})	4	5	Ω max	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$ Test Circuit 1	
On Resistance Match Between					
Channels (ΔR_{ON})		0.1	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$	
		0.4	Ω max		
On-Resistance Flatness (R _{FLAT(ON)})	0.75		Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$	
		1.2	Ω max		
LEAKAGE CURRENTS				$V_{\rm DD} = +5.5 \text{ V}$	
Source OFF Leakage I _S (OFF)	±0.01		nA typ	$V_S = 4.5 \text{ V/1 V}, V_D = 1 \text{ V/4.5 V}$	
	±0.25	±0.35	nA max	Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	±0.01	_0.55	nA typ	$V_S = V_D = 1 \text{ V, or } V_S = V_D = 4.5 \text{ V}$	
21, 2001, 20, 23 (21.)	±0.25	±0.35	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.4	V min		
Input Low Voltage, V _{INL}		0.8	V max		
Input Current	0.005			X7 - X7	
I _{INL} or I _{INH}	0.005	101	μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		±0.1	μA max		
DYNAMIC CHARACTERISTICS ²					
t_{ON}	14		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		20	ns max	$V_S = 3 V$, Test Circuit 4	
t _{OFF}	3		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		6	ns max	$V_S = 3 V$, Test Circuit 4	
Break-Before-Make Time Delay, t _D	8		ns typ	$R_L = 300 \Omega, C_L = 35 pF,$	
		1	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$, Test Circuit 5	
Off Isolation	-67		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 10 MHz$	
	-87		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	
				Test Circuit 6	
Channel-to-Channel Crosstalk	-62		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$	
	-82		dB typ	$R_L = 50 \Omega, C_L = 5 pF, f = 1 MHz,$	
				Test Circuit 7	
Bandwidth -3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 8	
C_{S} (OFF)	7		pF typ		
$C_D, C_S(ON)$	27		pF typ		
POWER REQUIREMENTS				$V_{\rm DD} = +5.5 \text{ V}$	
				Digital Inputs = 0 V or 5 V	
$I_{ m DD}$	0.001		μA typ		
<i>DD</i>		1.0	μA max		

NOTES

Specifications subject to change without notice.

-2- REV. A

¹Temperature ranges are as follows: B Version, -40°C to +85°C.

²Guaranteed by design, not subject to production test.

$\label{eq:specifications} \textbf{SPECIFICATIONS}^{1}(v_{DD} = +3~\text{V} \pm~10\%,~\text{GND} = 0~\text{V}.~\text{All specifications} -40^{\circ}\text{C to}~+85^{\circ}\text{C},~\text{unless otherwise noted.})$

	B Version				
Parameter	+25°C	-40°C to +85°C	Units	Test Conditions/Comments	
ANALOG SWITCH					
Analog Signal Range		$0~\mathrm{V}$ to V_{DD}	V		
On Resistance (R _{ON})	6	7	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA},$	
		10	Ω max	Test Circuit 1	
On Resistance Match Between					
Channels (ΔR_{ON})		0.1 0.4	Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$	
On-Resistance Flatness (R _{FLAT(ON)})		0.4 2.5	Ω max Ω typ	$V_S = 0 \text{ V to } V_{DD}, I_S = -10 \text{ mA}$	
		2.5	sz typ		
LEAKAGE CURRENTS	10.01		A +	$V_{DD} = +3.3 \text{ V}$	
Source OFF Leakage I _S (OFF)	± 0.01 ± 0.25	±0.35	nA typ nA max	$V_S = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V},$ Test Circuit 2	
Channel ON Leakage I _D , I _S (ON)	± 0.25 ± 0.01	±0.55	nA typ	$V_S = V_D = 1 \text{ V}, \text{ or } V_S = V_D = 3 \text{ V},$	
Chamier Oly Leakage ID, IS (Oly)	±0.25	±0.35	nA max	Test Circuit 3	
DIGITAL INPUTS					
Input High Voltage, V _{INH}		2.0	V min		
Input Low Voltage, V _{INL}		0.4	V max		
Input Current					
$ m I_{INL}$ or $ m I_{INH}$	0.005		μA typ	$V_{IN} = V_{INL}$ or V_{INH}	
		± 0.1	μA max		
DYNAMIC CHARACTERISTICS ²					
t_{ON}	16		ns typ	$R_L = 300 \Omega, C_L = 35 pF$	
		24	ns max	$V_S = 2 V$, Test Circuit 4	
$t_{ m OFF}$	4	_	ns typ	$R_{L} = 300 \Omega, C_{L} = 35 pF$	
D 1 D 6 W 1 E		7	ns max	$V_S = 2 \text{ V}$, Test Circuit 4	
Break-Before-Make Time Delay, t _D	8	1	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$	
Off Isolation	-67	1	ns min dB typ	$V_{S1} = V_{S2} = 2 \text{ V}$, Test Circuit 5 $R_{L} = 50 \Omega$, $C_{L} = 5 \text{ pF}$, $f = 10 \text{ MHz}$	
On isolation	-87		dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 10 \text{ MHz}$	
			ub typ	Test Circuit 6	
Channel-to-Channel Crosstalk	-62		dB typ	$R_{L} = 50 \Omega$, $C_{L} = 5 pF$, $f = 10 MHz$	
	-82		dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$,	
				Test Circuit 7	
Bandwidth –3 dB	200		MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, Test Circuit 8	
$C_{S}(OFF)$	7		pF typ		
C_D , C_S (ON)	27		pF typ		
POWER REQUIREMENTS				$V_{DD} = +3.3 \text{ V}$	
T	0.001			Digital Inputs = 0 V or 3 V	
$ m I_{DD}$	0.001	1.0	μA typ		
		1.0	μA max		

NOTES

REV. A -3-

¹Temperature ranges are as follows: B Version, -40°C to +85°C.

²Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

ADG719

ABSOLUTE MAXIMUM RATINGS1

NOTES


¹Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

²Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.


Table I. Truth Table

ADG719 IN	Switch S1	Switch S2	
0	ON	OFF	
1	OFF	ON	

PIN CONFIGURATIONS



6-Lead SOT-23



8-Lead μSOIC (RM-8)

TERMINOLOGY

$\overline{\mathrm{V}_{\mathrm{DD}}}$	Most Positive Power Supply Potential.
GND	Ground (0 V) Reference.
S	Source Terminal. May be an input or output.
D	Drain Terminal. May be an input or output.
IN	Logic Control Input.
R_{ON}	Ohmic resistance between D and S.
$\Delta R_{\rm ON}$	On resistance match between any two channels i.e., R_{ON} max – R_{ON} min.
$R_{FLAT\left(ON\right)}$	Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.
I _S (OFF)	Source Leakage Current with the switch "OFF."
$I_D, I_S (ON)$	Channel Leakage Current with the switch "ON."
$V_{D}(V_{S})$	Analog Voltage on Terminals D, S.
C_{S} (OFF)	"OFF" Switch Source Capacitance.
C_D (OFF)	"OFF" Switch Drain Capacitance.
C_D , C_S (ON)	"ON" Switch Capacitance.
t_{ON}	Delay between applying the digital control input and the output switching on.
t _{OFF}	Delay between applying the digital control input and the output switching off.
t_D	"OFF" time or "ON" time measured between the 90% points of both switches, when switching from one address state to another.
Crosstalk	A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.
Off Isolation	A measure of unwanted signal coupling through an "OFF" switch.
Bandwidth	The frequency at which the output is attenuated by -3 dBs.
On Response	The frequency reponse of the "ON" switch.
On Loss	The voltage drop across the "ON" switch seen on the On Response vs. Frequency plot as how many dBs the signal is away from 0 dB at very low frequencies.

ORDERING GUIDE

Model	Temperature Range	Brand*	Package Description	Package Option
ADG719BRM	−40°C to +85°C	S5B	μSOIC (microSmall Outline IC)	RM-8
ADG719BRT	−40°C to +85°C	S5B	SOT-23 (Plastic Surface Mount)	RT-6

^{*}Brand = Due to package size limitations, these three characters represent the part number.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG719 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Typical Performance Characteristics—ADG719




Figure 1. On Resistance as a Function of V_D (V_S) Single Supplies




Figure 4. Supply Current vs. Input Switching Frequency




Figure 2. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 3 \ V$




Figure 5. Off Isolation vs. Frequency




Figure 3. On Resistance as a Function of V_D (V_S) for Different Temperatures $V_{DD} = 5 \ V$




Figure 6. Crosstalk vs. Frequency

REV. A -5-

ADG719






Figure 7. On Response vs. Frequency


Test Circuits




Test Circuit 1. On Resistance




Test Circuit 2. Off Leakage




Test Circuit 3. On Leakage




Test Circuit 4. Switching Times




Test Circuit 5. Break-Before-Make Time Delay, t_D



Test Circuit 6. Off Isolation



Test Circuit 7. Channel-to-Channel Crosstalk



Test Circuit 8. Bandwidth

ADG719

APPLICATIONS INFORMATION

The ADG719 belongs to Analog Devices' new family of CMOS switches. This series of general purpose switches have improved switching times, lower on resistance, higher bandwidths, low power consumption and low leakage currents.

ADG719 Supply Voltages

Functionality of the ADG719 extends from +1.8 V to +5.5 V single supply, which makes it ideal for battery powered instruments, where important design parameters are power efficiency and performance.

It is important to note that the supply voltage effects the input signal range, the on resistance and the switching times of the part. By taking a look at the typical performance characteristics and the specifications, the effects of the power supplies can be clearly seen.

For V_{DD} = +1.8 V operation, R_{ON} is typically 40 Ω over the temperature range.

On Response vs. Frequency

Figure 8 illustrates the parasitic components that affect the ac performance of CMOS switches (the switch is shown surrounded by a box). Additional external capacitances will further degrade some performance. These capacitances affect feedthrough, crosstalk and system bandwidth.




Figure 8. Switch Represented by Equivalent Parasitic Components

The transfer function that describes the equivalent diagram of the switch (Figure 8) is of the form (A)s shown below.

$$A(s) = R_T \left[\frac{s(R_{ON} \ C_{DS}) + 1}{s(R_T \ R_{ON} \ C_T) + 1} \right]$$

where:

$$\begin{split} R_T &= R_{LOAD}/(R_{LOAD} + R_{ON}) \\ C_T &= C_{LOAD} + C_D + C_{DS} \end{split}$$

The signal transfer characteristic is dependent on the switch channel capacitance, C_{DS} . This capacitance creates a frequency zero in the numerator of the transfer function A(s). Because the switch on resistance is small, this zero usually occurs at high frequencies. The bandwidth is a function of the switch output capacitance combined with C_{DS} and the load capacitance. The frequency pole corresponding to these capacitances appears in the denominator of A(s).

The dominant effect of the output capacitance, C_D , causes the pole breakpoint frequency to occur first. Therefore, in order to maximize bandwidth a switch must have a low input and output capacitance and low on resistance. The On Response vs. Frequency plot for the ADG719 can be seen in Figure 7.

Off Isolation

Off isolation is a measure of the input signal coupled through an off switch to the switch output. The capacitance, C_{DS} , couples the input signal to the output load, when the switch is off as shown in Figure 9.




Figure 9. Off Isolation Is Affected by External Load Resistance and Capacitance

The larger the value of C_{DS} , larger values of feedthrough will be produced. The typical performance characteristic graph of Figure 5 illustrates the drop in off isolation as a function of frequency. From dc to roughly 200 kHz, the switch shows better than –95 dB isolation. Up to frequencies of 10 MHz, the off isolation remains better than –67 dB. As the frequency increases, more and more of the input signal is coupled through to the output. Off isolation can be maximized by choosing a switch with the smallest C_{DS} as possible. The values of load resistance and capacitance affect off isolation also, as they contribute to the coefficients of the poles and zeros in the transfer function of the switch when open.


$$A(s) = \left[\frac{s(R_{LOAD} \ C_{DS})}{s(R_{LOAD}) (C_{LOAD} + C_D + C_{DS}) + 1} \right]$$

REV. A -7-

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

8-Lead μSOIC (RM-8)



6-Lead Plastic Surface Mount Package (RT-6)

